Efficient VLSI Architecture for Training Radial Basis Function Networks

Sensors

Zhe-Cheng Fan¹ 

[1] Department of Computer Science and Information Engineering, National Taiwan Normal University, Taipei 116, Taiwan; E-Mail

关键词: reconfigurable computing;    system on programmable chip;    FPGA;    radial basis function;    fuzzy C-means;   

DOI  :  10.3390/s130303848

来源: mdpi

【 摘 要 】

This paper presents a novel VLSI architecture for the training of radial basis function (RBF) networks. The architecture contains the circuits for fuzzy C-means (FCM) and the recursive Least Mean Square (LMS) operations. The FCM circuit is designed for the training of centers in the hidden layer of the RBF network. The recursive LMS circuit is adopted for the training of connecting weights in the output layer. The architecture is implemented by the field programmable gate array (FPGA). It is used as a hardware accelerator in a system on programmable chip (SOPC) for real-time training and classification. Experimental results reveal that the proposed RBF architecture is an effective alternative for applications where fast and efficient RBF training is desired.

【 授权许可】

CC BY   
© 2013 by the authors; licensee MDPI, Basel, Switzerland.