Highly efficient linear CMOS power amplifiers for wireless communications
Power amplifier;Quadrature coupler;Switch;Efficiency;Load immunity;IPD;CMOS;Cascode;Balanced topology;AM-PM;Reliability;Linearity;Multi-mode;Feedback;WCDMA
Jeon, Ham Hee ; Electrical and Computer Engineering
The rapidly expanding wireless market requires low cost, high integration and high performance of wireless communication systems.CMOS technology provides benefits of cost effectiveness and higher levels of integration.However, the design of highly efficient linear CMOS power amplifier that meets the requirement of advanced communication standards is a challenging task because of the inherent difficulties in CMOS technology.The objective of this research is to realize PAs for wireless communication systems that overcoming the drawbacks of CMOS process, and to develop design approaches that satisfying the demands of the industry.In this dissertation, a cascode bias technique is proposed for improving linearity and reliability of the multi-stage cascode CMOS PA.In addition, to achieve load variation immunity characteristic and to enhance matching and stability, a fully-integrated balanced PA is implemented in a 0.18-m CMOS process.A triple-mode balanced PA using switched quadrature coupler is also proposed, and this work saved a large amount of quiescent current and further improved the efficiency in the back-off power.For the low losses and a high quality factor of passive output combining, a transformer-based quadrature coupler was implemented using integrated passive device (IPD) process.Various practical approaches for linear CMOS PA are suggested with the verified results, and they demonstrate the potential PA design approach for WCDMA applications using a standard CMOS technology.
【 预 览 】
附件列表
Files
Size
Format
View
Highly efficient linear CMOS power amplifiers for wireless communications