An 11 GHz Dual-Sided Self-Calibrating Dynamic Comparator in 28 nm CMOS

Electronics

Filip Tavernier¹  Michiel Steyaert¹  Athanasios Ramkaj¹  Maarten Strackx² 

[1] ESAT-MICAS—KU Leuven, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium;Nokia, Bell Labs, Copernicuslaan 50, B-2018 Antwerp, Belgium;

关键词: CMOS;    dynamic comparator;    offset calibration;    high speed;    low noise;    low power;    ADC;   

DOI  :  10.3390/electronics8010013

来源: DOAJ

【 摘 要 】

This paper demonstrates a high-speed, low-noise dynamic comparator, employing self-calibration. The proposed dual-sided, fully-dynamic offset calibration is able to reduce the input-referred offset voltage by a factor of ten compared to the uncalibrated value without any speed or noise penalty and with less than 5% power overhead. Moreover, the implemented multi-stage topology significantly advances the state-of-the-art comparator performance, achieving the highest reported operating frequency, as well as the lowest delay slope and sensitivity to supply and common mode variations compared to existing works, with similar energy/comparison. This makes the proposed self-calibrating comparator an ideal candidate for high resolution (>10 b) multi-GHz Analog-to-Digital Converters (ADCs). The 28 nm bulk CMOS prototype measures an input-referred noise and calibrated offset of 0.82 mV and 0.99 mV, respectively clocked at 11 GHz, consuming only 0.89 mW from a 1 V supply, for an area of 0.00054 mm2, including calibration.

【 授权许可】

Unknown