Two-Layer Error Control Codes Combining Rectangular and Hamming Product Codes for Cache Error

Journal of Low Power Electronics and Applications

Meilin Zhang¹ 

[1]Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627, USA

[2] E-Mail:

关键词: fault tolerance;    error control codes (ECC);    cache;    VLSI;    many-core;   

DOI  :  10.3390/jlpea4010044

来源: mdpi

【 摘 要 】

We propose a novel two-layer error control code, combining error detection capability of rectangular codes and error correction capability of Hamming product codes in an efficient way, in order to increase cache error resilience for many core systems, while maintaining low power, area and latency overhead. Based on the fact of low latency and overhead of rectangular codes and high error control capability of Hamming product codes, two-layer error control codes employ simple rectangular codes for each cache line to detect cache errors, while loading the extra Hamming product code checks bits in the case of error detection; thus enabling reliable large-scale cache operations. Analysis and experiments are conducted to evaluate the cache fault-tolerant capability of various existing solutions and the proposed approach. The results show that the proposed approach can significantly increase Mean-Error-To-Failure (METF) and Mean-Time-To-failure (MTTF) up to 2.8×, reduce storage overhead by over 57%, and increase instruction per-cycle (IPC) up to 7%, compared to complex four-way 4EC5ED; and it increases METF and MTTF up to 133×, reduces storage overhead by over 11%, and achieves a similar IPC compared to simple eight-way single-error correcting double-error detecting (SECDED). The cost of the proposed approach is no more than 4% external memory access overhead.

【 授权许可】

CC BY   
© 2014 by the authors; licensee MDPI, Basel, Switzerland.