IEICE Electronics Express | |
A compact 12-bit DAC with novel bias scheme | |
Chung-Chih Hung1  Fang-Ting Chou1  | |
[1] Department of Electrical and Computer Engineering, National Chiao Tung University | |
关键词: digital-to-analog converter; DAC; compact area; | |
DOI : 10.1587/elex.11.20140572 | |
学科分类:电子、光学、磁材料 | |
来源: Denshi Jouhou Tsuushin Gakkai | |
【 摘 要 】
References(8)Cited-By(1)A compact and low-power design of a 12-bit binary-weighted current-steering DAC is presented. Instead of 4096 unit current cells, the proposed design uses 192 unit current sources with two reference currents. The silicon area of the generation circuit of two reference currents is very compact as well. The area of the total current source arrays is smaller than four times the area of 6-bit current source arrays, which has significantly reduced the dimension of the analog part of a conventional 12-bit DAC. The proposed DAC achieves 400 MS/s update rate and consumes 38.7 mW from single 1.8 V supply.
【 授权许可】
Unknown
【 预 览 】
Files | Size | Format | View |
---|---|---|---|
RO201911300346548ZK.pdf | 3209KB | download |