Low-Power-Adaptive MC-CDMA Receiver Architecture

ETRI Journal

关键词: VLSI design;    architecture;    FFT;    MC-CDMA;   

Others  :  1185601
DOI  :  10.4218/etrij.07.0106.0101

【 摘 要 】

This paper proposes a novel concept of adjusting the hardware size in a multi-carrier code division multiple access (MC-CDMA) receiver in real time as per the channel parameters such as delay spread, signal-to-noise ratio, transmission rate, and Doppler frequency. The fast Fourier transform (FFT) or inverse FFT (IFFT) size in orthogonal frequency division multiplexing (OFDM)/MC-CDMA transceivers varies from 1024 points to 16 points. Two low-power reconfigurable radix-4 256-point FFT processor architectures are proposed that can also be dynamically configured as 64-point and 16-point as per the channel parameters to prove the concept. By tailoring the clock of the higher FFT stages for longer FFTs and switching to shorter FFTs from longer FFTs, significant power saving is achieved. In addition, two 256 sub-carrier MC-CDMA receiver architectures are proposed which can also be configured for 64 sub-carriers in real time to prove the feasibility of the concept over the whole receiver.

   

【 参考文献 】

• [1]N. Zhang and R.W. Brodersen, "Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers," 34th Asilomar Conf. on Signals, Systems, and Computers, vol. 1, 2000, pp. 78-83.
• [2]M.B. Bevan, "A Low-Power, High-Performance, 1024-Point FFT Processor," IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. Mar. 1999, pp. 380-387.
• [3]C. Chui, W. Hui, T. Ding, and J.V. McCanny, "A 64-Point Fourier Transform Chip for Video Motion Compensation Using Phase Correlation," IEEE Journal of Solid-State Circuits, vol. 31, no. 11, Nov. 1996, pp. 1751-1761.
• [4]I. Kang and A. Wilson Jr., " Low-Power Viterbi Decoder for CDMA Mobile Terminals, " IEEE Journal of Solid-State Circuits, vol. 33, no. 3, Mar. 1998, pp. 473-482.
• [5]R. Henning and C. Chakrabarti, "Low-Power Approach for Decoding Convoltuional Codes with Adaptive Viterbi Algorithm Approximations," ISPLED, 2002, pp. 68-71.
• [6]S. Hara and R. Prasad, "Design and Performance of Multicarrier CDMA System in Frequency Selective Rayleigh Fading Channels," IEEE Transactions on Vehicular Technology, vol. 48, no. 5, Sep. 1999, pp. 1584-1595.
• [7]B. Guoan and E.V. Jones, "A Pipelined FFT Processor for Word-Sequential Data," IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 37, no. 12, Dec. 1989.
• [8]L. Fanucci, M. Forliti, and P. Terreni, "Fast: FFT ASIC Automated Synthesis," Integration the VLSI Journal, vol. 33, 2002, pp. 23-37.