A Synthesizable HDL Model for Out-of-Order Superscalar Processors.

Microarchitecture;Verilog;Superscalar

Choudhary, Niket Kumar ; W. Rhett Davis, Committee Member,Gregory Byrd, Committee Member,Eric Rotenberg, Committee Chair,Choudhary, Niket Kumar ; W. Rhett Davis ; Committee Member ; Gregory Byrd ; Committee Member ; Eric Rotenberg ; Committee Chair

University:North Carolina State University

关键词: Microarchitecture;    Verilog;    Superscalar;   

Others  :  https://repository.lib.ncsu.edu/bitstream/handle/1840.16/1454/etd.pdf?sequence=1&isAllowed=y

美国|英语

来源: null

【 摘 要 】

Many contemporary servers, personal and laptop computers, and even cell phones are powered by high-performance superscalar processors. In the past, conventional microarchitecture and technology scaling has afforded leaps in their performance and functionality. Today, conventional microarchitecture and technology scaling are both yielding lower returns with increasing costs. Therefore, any microarchitecture level decision to increase performance needs to be critically analyzed from a technology standpoint. To address this critical need, we have developed a register transfer level (RTL) model of a superscalar microarchitecture with similar complexity of a current generation processor. The RTL model is written in Verilog and is fully synthesizable.The model can be implemented in different technology nodes using a well established ASIC design flow to provide high fidelity estimation of propagation delay, power consumption, area, and other technology related costs. The RTL model is supplemented with a register file compiler to estimate the costs of multi-ported memory structures which are extensively used in a superscalar microarchitecture. The RTL model is also tightly integrated with a C++ functional simulator to assist and accelerate verification.