Implementing Real-Time Video Deblocking in FPGA Hardware

video deblocking;FPGA;hardware;real-time;Electrical and Computer Engineering

Hansen, Martin

University of Waterloo

关键词: video deblocking;    FPGA;    hardware;    real-time;    Electrical and Computer Engineering;   

Others  :  https://uwspace.uwaterloo.ca/bitstream/10012/2990/1/ThesisMain.pdf

瑞士|英语

来源: UWSPACE Waterloo Institutional Repository

【 摘 要 】

Video compression techniques are commonly used to meet the increasing demands for the storage and transmission of digital video content.Popular video compression techniques such as MPEG video encoding make use of block-transform coding algorithms which are susceptible to blocking artifacts.These artifacts can be reduced using a deblocking process, of which there are many.However, those deblocking algorithms which provide noticeable improvements in visual quality also tend to be computationally expensive and unsuitable for real-time video use.This dissertation selects and examines an appropriate algorithm for real-time video deblocking applications, and describes its hardware implementation on a Altera Cyclone II FPGA.The chosen algorithm is based on the concept of shifted thresholding; it reduces computational complexity by several means, such as by using only integer arithmetic and by replacing division operations with bit shifting.The implementation leverages the reduced hardware complexity of the chosen algorithm to cost-effectively implement real-time video deblocking.