Performance Characterization and Majority Gate Design for MESO-Based Circuits

IEEE Journal on Exploratory Solid-State Computational Devices and Circuits

Meghna G. Mankalale¹  Zhengyang Zhao¹  Zhaoxin Liang¹  Jian-Ping Wang¹  Jiaxi Hu¹  Sachin S. Sapatnekar¹ 

[1] Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA;

关键词: Inverse spin-orbit coupling (ISOC);    magnetoelectric (ME) coupling;    majority gate;    simulation;    spintronics;   

DOI  :  10.1109/JXCDC.2018.2874805

来源: DOAJ

【 摘 要 】

Magnetoelectric spin-orbit (MESO) logic is a promising spin-based post-CMOS logic computation paradigm. This paper explores the application of the basic MESO device concept to more complex logic structures. A simulation framework is first developed to facilitate the performance evaluation of MESO-based circuits. Based on the analysis, it is seen that inadvertent logic errors may potentially be introduced in cascaded MESO stages due to sneak paths, and solutions for overcoming this problem with a short pulse and two-phase evaluation are discussed. Next, the generalization of the MESO inverter structure to majority logic gates is shown. Two implementations, based on different physical mechanisms, are presented and a relative analysis of their speed and power characteristics is provided.

【 授权许可】

Unknown