期刊论文详细信息
ICTACT Journal on Microelectronics
POWER GATED TECHNIQUE TO IMPROVE DESIGN METRICS OF 6T SRAM MEMORY CELL FOR LOW POWER APPLICATIONS
Hemant Kumar1  Shikha Saun1 
[1] Banasthali Vidyapith, India;
关键词: low power technique;    power gated scheme;    sram;    static noise margin;    static power dissipation;   
DOI  :  10.21917/ijme.2019.0140
来源: DOAJ
【 授权许可】

Unknown   

  文献评价指标  
  下载次数:0次 浏览次数:4次