A Tag Based Random Order Vector Reduction Circuit

IEEE Access

Wenjin Huang¹  Ming Wei¹  Huangtao Wu¹  Yihua Huang¹  Rui Chen¹ 

[1] School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou, China;

关键词: Field-programmable gate arrays;    fully pipelined;    vector reduction;   

DOI  :  10.1109/ACCESS.2020.2976764

来源: DOAJ

【 摘 要 】

Vector reduction is a very common operation to reduce a vector into a single scalar value in many scientific and engineering application scenarios. Therefore a fast and efficient vector reduction circuit has great significance to the real-time system applications. Usually the pipeline structure is widely adopted to increase the throughput of the vector reduction circuit and achieve maximum efficiency. In this paper, to deal with multiple vectors of variable length in random input sequence, a novel tag based fully pipelined vector reduction circuit is firstly proposed, in which a cache state module is used to queer and update the cache state of each vector. However, when the quantity of the input vector becomes large, a larger cache state module is required, which consumes more combinational logic and lower the operating frequency. To solve this problem, a high speed circuit is proposed in which the input vectors will be divided into several groups and sent into the dedicated cache state circuits, which can improve the operating frequency. Compared with other existing work, the prototype circuit and the improved circuit based on the prototype circuit can achieve the smallest Slices × us (<; 80% of the state-of-the-art work) for different input vector lengths. Moreover, both circuits can provide simple and efficient interface whose access timing is similar to that of a RAM. Therefore the circuits can be applied in a greater range.

【 授权许可】

Unknown