Round-Off Noise of Multiplicative FIR Filters Implemented on an FPGA Platform

Applied Sciences

Jean-Jacques Vandenbussche²  Peter Lee¹ 

[1] School of Engineering and Digital Arts, University of Kent, Canterbury Kent CT2-7NT, UK; E-Mail:;Department ESAT, KU Leuven Kulab, Zeedijk 101 Ostend 8400, Belgium; E-Mail:

关键词: MFIR;    FIR-filters;    linear phase filters;    FPGA;    fixed point digital signal processing DSP;    round-off noise;    filter cascade structure;   

DOI  :  10.3390/app4020099

来源: mdpi

【 摘 要 】

The paper analyzes the effects of round-off noise on Multiplicative Finite Impulse Response (MFIR) filters used to approximate the behavior of pole filters. General expressions to calculate the signal to round-off noise ratio of a cascade structure of Finite Impulse Response (FIR) filters are obtained and applied on the special case of MFIR filters. The analysis is based on fixed-point implementations, which are most common in digital signal processing algorithms implemented in Field-Programmable Gate-Array (FPGA) technology. Three well known scaling methods, i.e., L₂ bound; infinity bound and absolute bound scaling are considered and compared. The paper shows that the ordering of the MFIR stages, in combination with the scaling methods, have an important impact on the round-off noise. An optimal ordering of the stages for a chosen scaling method can improve the round-off noise performance by 20 dB.

【 授权许可】

CC BY   
© 2014 by the authors; licensee MDPI, Basel, Switzerland.