Digital nonlinearity calibration for pipelined ADCs using sampling capacitors splitting

IEICE Electronics Express

Wang Ke¹  Fan Chaojie¹  Lu Yuxiao¹  Zhou Jianjun¹ 

[1] School of Microelectronics, Shanghai Jiaotong University

关键词: pipelined ADC;    nonlinearity error;    digital calibration;   

DOI  :  10.1587/elex.11.20140442

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

References(6)Cited-By(1)A digital background calibration method correcting nonlinear errors of residue amplifiers in pipelined ADCs is presented. The technique makes use of the proportional scaling feature of linear systems to measure and correct severe nonlinearity errors, and is highly effective once there is a non-zero input to the ADC, regardless of the input distribution. Simulation shows that using the proposed digital calibration, SNDR is improved from 58 dB to 91 dB and SFDR from 68 dB to 104 dB, in a 16 bit prototype pipelined ADC with 1% capacitor mismatches and a residue amplifier having up to 10.3% gain compression in the 1st pipeline stage.

【 授权许可】

Unknown