Skew violation verification in digital interconnect signals based on signal addition

IEICE Electronics Express

Joan Figueras²  Nestor Hernandez¹  Victor Champac¹  Hector Villacorta¹ 

[1]Department of Electronic Engineering, National Institute for Astrophysics, Optics and Electronics-INAOE

[2]Department of Electronic Engineering, Polytechnical University of Catalonia

关键词: signal integrity;    skew;    built-in monitors;    process variations;   

DOI  :  10.1587/elex.11.20140201

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

References(13)Signal integrity perturbations are unavoidable in current high performance circuits implemented in nanometer technologies. In this paper, a novel methodology based on the signal addition of two digital signals to verify skew violations is proposed. This methodology allows the implementation of a compact sensor for on-chip verification of the skew in digital interconnect signals. The monitor is implemented in a commercial CMOS 65 nm technology. The compact size of the monitor allows its use for verifying several internal nodes with low area penalty. The impact of process, power supply voltage and temperature variations (PVT) on monitor resolution is analyzed. Simulation results show that the monitor is effective for identifying abnormal skews due to signal integrity issues.

【 授权许可】

Unknown