A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs

IEICE Electronics Express

Junsub Yoon¹  Jongsun Kim¹  Seo Weon Heo¹ 

[1] Electronic and Electrical Engineering, Hongik University

关键词: delay-locked loop;    DDR3;    DDR4;    SDRAM;    harmonic-free;    DLL;   

DOI  :  10.1587/elex.13.20161020

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

A new digital delay-locked loop (DLL) for DDR3/DDR4 SDRAM is presented. The proposed digital DLL employs a new noise-tolerant triple (MSB-interval + binary + sequential) search algorithm for implementing a harmonic-free, fast-locking capability while retaining low jitter, low power performance, and a wide operating frequency range. The proposed DLL with duty-cycle correction is designed using a 38-nm CMOS process and occupies an active area of just 0.02 mm2. The DLL operates over a frequency range of 0.3–2.0 GHz and achieves a peak-to-peak jitter of 7.78 ps and dissipates 3.48 mW from a 1.1 V supply at 1 GHz.

【 授权许可】

CC BY