An Ameliorated Design Method of ML-AHB BusMatrix

ETRI Journal

关键词: arbitration scheme;    ML-AHB BusMatrix;    on-chip bus;    System-on-a-chip;   

Others  :  1185428
DOI  :  10.4218/etrij.06.0205.0059

【 摘 要 】

The multi-layer advanced high-performance bus (ML-AHB) BusMatrix proposed by ARM is an excellent architecture for applying embedded systems with low power. However, there is one clock cycle delay for each master in the ML-AHB BusMatrix of the advanced microcontroller bus architecture (AMBA) design kit (ADK) whenever a master starts new transactions or changes the slave layers. In this letter, we propose an improved design method to remove the one clock cycle delay in the ML-AHB BusMatrix of an ADK. We also remarkably reduce the total area and power consumption of the ML-AHB BusMatrix of an ADK with the elimination of the heavy input stages.

   

【 参考文献 】

• [1]ARM, AMBA Specification Rev 2.0, 1999.
• [2]ARM, Example AMBA System?User Guide, 1999.
• [3]D, Flynn, "AMBA: Enabling Reusable On-chip Designs," IEEE Micro, vol. 17, issue 4, July-Aug. 1997, pp. 20-27.
• [4]M. Dubois, Y. Savaria, and G. Bois, "A Generic AHB Bus for Implementing High-Speed Locally Synchronous Islands," Proc. IEEE Southeast Con., 8-10 April 2005, pp.11-16.
• [5]Yu Ming-Yan, Zhang Qing-Li, Wang Jin-xiang, Ye Yi-zheng, and Lai Feng-Chang "The Design of AMBA AHB/VCI Wrapper," Proc. 5th Int’l Conf. ASIC, vol. 1, Oct. 21-24, 2003, pp. 438 -442.
• [6]Youngwoo Kim, Kyoung Park, and Myungjoon Kim, "AMBA Based Multiprocessor System," Proc. Int’l Symp., System-on-Chip, Nov. 19-21, 2003, pp. 41-42.
• [7]M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and Turchetti, C., "Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0," Design, Automation and Test in Europe Conf. and Exhibition, 2003, pp. 26-31.
• [8]Sung-Ho Moon and Dan Keun Sung, "High-Performance Variable-Length Packet Scheduling Algorithm for IP Traffic," IEEE GLOBECOM ’01, vol. 4, Nov. 2001, pp. 2666?2670.