Soft IP Compiler for a Reed-Solomon Decoder

ETRI Journal

关键词: Reed-Solomon decoder;    Soft IP compiler;   

Others  :  1184732
DOI  :  10.4218/etrij.03.0303.0011

【 摘 要 】

In this paper, we present a soft IP compiler for the Reed-Solomon decoder that generates a fully synthesizable VHDL core exploiting characteristic parameters and design constraints that we newly classify for the soft IP. It produces a structural design with an estimable regular architecture based on a finite state machine with a datapath (FSMD). Since characteristic parameters provide different design points on the design space, using one of two simple procedures called the constructive search with area increment (CSAI) and constructive search with speed decrement (CSSD) for design space exploration, the core compiler makes it possible for an IP user to create the Reed-Solomon decoder with appropriate sub-architectures without synthesizing many models. Experimental results show that the IP compiler can apply to several industry standards.

   

【 参考文献 】

• [1]Woo-Jin Lee, Oh-Cheon Kwon, Min-Jung Kim, and Gyu-Sang Shin, "A Method and Tool for Identifying Domain Components Using Object Usage Information," ETRI J., vol. 25, no. 2, Apr. 2003, pp. 121-132.
• [2]M. Keating and P. Bricaud, Reuse Methodology Manual for System-on-a-Chip Designs, Kluwer Academics, USA, 1999.
• [3]M.F. Jacome and H.P. Peixoto, "A Survey of Digital Design Reuse," IEEE Des. & Test. Comput., vol. 18, no. 3, 2001, pp. 98-107.
• [4]Tality Corp., Reed Solomon Decoder (D10337) Datasheet, www.design-reuse.com, 2001.
• [5]Mentor Inventra, RSDECD1 Reed-Solomon Decoder, Altera MegaCore, 2000.
• [6]Memec design, MC-XIL-RSDEC Reed-Solomon Decoder, Xlinx AllianceCORETM, 2002.
• [7]ISS, Reed-Solomon Decoder, Xilinx AllianceCORETM, 2000.
• [8]S. Smith, D. Taylor, and M. Benaissa, "Design Automation of Reed-Solomon Codecs Using VHDL," The Microelectronics J., vol. 29, no. 12, 1998, pp. 977-982.
• [9]Altera Corp., Reed-Solomon Compiler User Guide, Altera MegaCore, 2001.
• [10]Xilinx Inc., Reed-Solomon Decoder v. 2.0, Xilinx LogiCore, 2001.
• [11]SIPAC, VHDL Coding Guideline V. 1.0, www.sipac.org, 2002.
• [12]D.D. Gajski, N.D. Dutt, A.C. Wu, and S.Y. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academics, 1992.
• [13]A. Raghupathy and K.J.R. Liu, "Algorithm Based Low-Power/High-Speed Reed Solomon Decoder Design," IEEE Trans. Circuits Syst. II: Analog and Digital Signal Processing, vol. 47, no. 11, 2000, pp. 1254-1270.
• [14]H.M. Shao and I.S. Reed, "On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays," IEEE Trans. Comput., vol. 37, no. 10, 1988, pp .1273-1280.
• [15]D.H. Lee and J.T. Kim, "Efficient Recursive Cell Architecture for the Reed-Solomon Decoder," JKPS, vol. 40, no. 1, 2002, pp. 82-86.
• [16]I.S. Reed, M.T. Shih, and T.K. Truong, "VLSI Design of Inverse-Free Berlekamp-Massey Algorithm," IEE Proc. of Computers and Digital Techniques, vol. 138, no. 5, 1991, pp. 295-298.
• [17]D.V. Sarwate and N.R. Shanbhag, "High-Speed Architectures for Reed-Solomon Decoders," IEEE Trans. VLSI Syst., vol. 9, no. 5, 2001, pp. 641-655.
• [18]J.H. Jeng and T.K. Truong, "On Decoding of Both Errors and Erasures of a Reed-Solomon Code Using an Inverse-Free Berlekamp-Massey Algorithm," IEEE Trans. Commun., vol. 47, no. 10, 1999, pp. 1488-1494.
• [19]Z. Junchao, C. Weiliang, and W. Shaojun, "Parameterized IP Core Design," Proc. of 4th Int’l Conf. on ASIC, 2001, pp. 744-747.
• [20]M. Schutz, "How to Efficiently Build VHDL Testbenches," Proc. of EURO-DAC’95, 1995, pp. 554-559.