Further Specialization of Clustered VLIW Processors: A MAP Decoder for Software Defined Radio

ETRI Journal

关键词: very long instruction word (VLIW) architectures;    turbo code;    software defined radio (SDR);    soft-input soft-output (SISO) decoder;    maximum a posteriori (MAP);    Application specific instruction-set processor (ASIP);   

Others  :  1185722
DOI  :  10.4218/etrij.08.0107.0076

【 摘 要 】

Turbo codes are extensively used in current communications standards and have a promising outlook for future generations. The advantages of software defined radio, especially dynamic reconfiguration, make it very attractive in this multi-standard scenario. However, the complex and power consuming implementation of the maximum a posteriori (MAP) algorithm, employed by turbo decoders, sets hurdles to this goal. This work introduces an ASIP architecture for the MAP algorithm, based on a dual-clustered VLIW processor. It displays the good performance of application specific designs along with the versatility of processors, which makes it compliant with leading edge standards. The machine deals with multi-operand instructions in an innovative way, the fetching and assertion of data is serialized and the addressing is automatized and transparent for the programmer. The performance-area trade-off of the proposed architecture achieves a throughput of 8 cycles per symbol with very low power dissipation.

   

【 参考文献 】

• [1]C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," IEEE Trans. on Comm., vol. 44, no. 2, May 1993.
• [2]L.R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate," IEEE Trans. on Information Theory, Mar. 1974, pp. 284-287.
• [3]W. Wolf, "Building the Software Radio," IEEE Computer, 2005, pp. 87-89.
• [4]K. Keutzer, S. Malik, and A.R. Newton, "From ASIC to ASIP: The Next Design Discontinuity," IEEE Int’l Conf. Computer Design: VLSI in Computers and Processors, 2002, pp. 84-90.
• [5]P. Robertson and P. Hoeher, "Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding," European Trans. Telecommunication, no. 8, Mar./Apr. 1997, pp. 119-125.
• [6]A.J. Viterbi, "An Intuitive Justification and a Simpli?ed Implementation of the Map Decoder for Convolutional Codes," IEEE J. Selected Areas in Comms, no. 2, 1998, pp. 260-264.
• [7]Y. Wu, W.J. Ebel, and B.D. Woerner, "Forward Computation of Backward Path Metrics for MAP Decoder," IEEE VTC, 2000.
• [8]M.F. Jacome and G. de Veciana, "Design Challenges for New Application-Speci?c Processors," Design&Test of Computers, vol. 17, no. 2, Apr./June 2000, pp. 40-50.
• [9]C. Schurgers, F. Catthoor, and M. Engels, "Energy Efficient Data Transfer and Storage Organization for a Map Turbo Decoder Module," ISLPED, IEEE, 1999, pp. 76-81.
• [10]Z. Wang, H. Suzuki, and K. Parhi, "VLSI Implementation Issues Of Turbo Decoder Design For Wireless Applications," IEEE Workshop on Signal Processing Systems, Oct. 1999, pp. 503-512.
• [11]J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 2002.
• [12]V.S. Lapinskii, M.F. Jacome, and G.A. de Venecia, "Application-Speci?c Clustered VLIW Datapaths: Early Exploration on a Parameterized Design Space," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 8, Aug. 2002.
• [13]A. HoffMann, H. Meyr, et al., "A Novel Methodology for the Design of Application Specific Integrated Precessors (ASIP) Using a Machine Description Language," IEEE Trans. Computer Aided Design, vol. 20, no. 11, 2001.
• [14]Z. Liu, K. Dickson, and J.V. McCanny, "Application-Speci?c Instruction Set Processor for SoC Implementation of Modern Signal Processing Algorithms," IEEE Trans. Circuits and Systems?I: Regular Papers, vol. 52, no. 4, Apr. 2005.
• [15]H. Peters, R. Sethuraman, et al., "Application Speci?c Instruction-Set Processor Template for Motion Estimation in Video Applications," IEEE Trans. Circuits and Systems for Video Technology, vol. 15, no. 4, Apr. 2005.
• [16]M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon, "Low-Power Data Forwarding for VLIW Embedded Architectures," IEEE Trans. Very Large Scale Integration Systems, vol. 10, no. 5, 2002.
• [17]A. Terechko, M. Garg, and H. Corporaal, "Evaluation of Speed and Area of Clustered VLIW Processors," 18th Int’l Conf. VLSI Design, 2005, pp. 557-563.
• [18]M. Valenti and J. Sun, "The UMTS Turbo Code and an Ef?cient Decoder Implementation Suitable for Software-De?ned Radios," Int’l Journal of Wireless Information Networks, vol. 8, no. 4, 2001.
• [19]W. Ebel, "Turbo-Code Implementation on c6x," Tech. Rep., Alexandria Research Inst.,Virginia Polytechnic Inst. State Univ., 1999.
• [20]A. La Rosa, L. Lavagno, and C. Passerone, "Implementation of a UMTS Turbo Decoder on a Dynamically Reconfigurable Platform," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, 2005.
• [21]H. Michel, A. Worm, M. Munch, and N. Wehn, "Hardware/Software Trade-Offs for Advanced 3G Channel Coding," Design, Automation and Test in Europe Conf. and Exhibition, 2002, pp. 396-401.
• [22]F. Kienle, H. Michel, F. Gilbert, and N. Wehn, "Efficient MAP-Algorithm Implementation on Programmable Architectures," Advances in Radio Science, no. 1, pp. 259-263, 2003.
• [23]O. Muller, A. Baghdadi, and M. Jzquel, "Asip-Based Multiprocessor SOC Design for Simple and Double Binary Turbo Decoding," Proc. the Conf. Design, Automation and Test in Europe (DATE), Munich, Germany, ACM, Ed., 2006.
• [24]A. Corporation, MegaCore Function User Guide Turbo Encoder/Decoder, 2003.
• [25]T. Vogt and N. Wehn, "A Reconfigurable Application Specific Instruction Set Processor for Viterbi and Log-Map Decoding," IEEE Workshop on Signal Processing (SIPS), Oct. 2006.
• [26]M.C. Shin and I.C. Park, "A Programmable Turbo Decoder for Multiple 3G Wireless Standards," IEEE Int’l Solid-State Circuits Conf., vol. 1, 2003, pp. 154-484.
• [27]M. Bickerstaff, D. Garrett, T. Prokop, C. Thomas, B.Widdup, G. Zhou, C. Nicol, and R.-H.Yan, "A Uni?ed Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless in 0.18/spl mu/m CMOS," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, 2002.
• [28]S.-J. Lee, N. Shanbhag, and A. Singer, "A 285-MHz Pipelined MAP Decoder in 0.18-/spl mu/m CMOS," IEEE Journal of Solid-StateCircuits, vol. 40, no. 8, 2005.
• [29]I. Xilinx, 3GPPTurbo Decoder v2.0, 2006.
• [30]J. Kaza and C. Chakrabarti, "Design and Implementation Of Low-EnergyTurbo Decoders," IEEE Trans. VLSI Systems, vol. 12, no. 9, Sept. 2004, pp. 968-977.
• [31]C. Schurgers, F. Catthoor, and M. Engels, "Memory Optimization of MAP Turbo Decoder Algorithms," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 9, no. 2, 2001.
• [32]S. Kim, S.Y. Hwang, and M.J. Kang, "A Memory-Efficient Blockwise Map Decoder Architecture," ETRI Journal, vol. 26, no. 6, Dec. 2004, pp. 615-621.
• [33]Z. Wang, Z. Chi, and K. Parhi, "Area-Ef?cient High-Speed Decoding Schemes for Turbo Decoders," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 10, no. 6, 2002.
• [34]M. Mansour and N. Shanbhag, "VLSI Architectures for SISO-APP Decoders," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, 2003.
• [35]C.Wu, M. Shieh, C.Wu, Y. Hwang, and J. Chen, "VLSI Architectural Design Tradeoffs for Sliding-Window Log-MAP Decoders," IEEE Trans. VLSI Systems, vol. 13, no. 4, Apr. 2005, pp. 439-447.
• [36]M. Thul and N. Wehn, "FPGA Implementation Of Parallel Turbo-Decoders," IEEE 17th Symp. Integrated Circuits and Systems Design, Sept. 2004, pp. 198-203.
• [37]G.. Prescher, T. Gemmeke, and T. Noll, "A Parametrizable Low-Power High-Throughput Turbo-Decoder," IEEE ICASSP, Mar. 2005, pp. 25-28.
• [38]J. Tan and G. Stuber, "New SISO Decoding Algorithms," IEEE Trans. Comm., vol. 51, no. 6, 2003.
• [39]D.-S. Lee and I.-C. Park, "Low-Power Log-MAP Turbo Decoding Based on Reduced Metric Memory Access," IEEE Int’l Symp. Circuits and Systems, vol. 4, 2005, pp. 3167-3170.
• [40]M. Gschwind, V. Salapura, and D. Maurer, "FPGA Prototyping of a RISC Processor Core for Embedded Applications," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 9, no. 2, 2001.