Fault Classification in Phase-Locked Loops Using Back Propagation Neural Networks

ETRI Journal

关键词: phase frequency detector;    charge-pump;    PLL testing;    back propagation neural network;    Fault classification;   

Others  :  1185657
DOI  :  10.4218/etrij.08.0108.0133

【 摘 要 】

Phase-locked loops (PLLs) are among the most important mixed-signal building blocks of modern communication and control circuits, where they are used for frequency and phase synchronization, modulation, and demodulation as well as frequency synthesis. The growing popularity of PLLs has increased the need to test these devices during prototyping and production. The problem of distinguishing and classifying the responses of analog integrated circuits containing catastrophic faults has aroused recent interest. This is because most analog and mixed signal circuits are tested by their functionality, which is both time consuming and expensive. The problem is made more difficult when parametric variations are taken into account. Hence, statistical methods and techniques can be employed to automate fault classification. As a possible solution, we use the back propagation neural network (BPNN) to classify the faults in the designed charge-pump PLL. In order to classify the faults, the BPNN was trained with various training algorithms and their performance for the test structure was analyzed. The proposed method of fault classification gave fault coverage of 99.58%.

   

【 参考文献 】

• [1]D. Grzechc, J. Ruttkowski, and T. Golonek, "Analog Fault AC Dictionary Creation: The Fuzzy Set Approach," Proc. IEEE ISCAS, May 2006, pp. 5744-5747.
• [2]B.R. Epstein, M. Czigler, and S.R. Miller, "Fault Detection and Classification in Linear Integrated Circuits: An Application of Discrimination Analysis and Hypothesis Testing," IEEE Trans. Computer-Aided Design, vol. 12, no. 1, Jan. 1993, pp. 102-113.
• [3]Z.R. Yang and M. Zwolinski, "Applying a Robust Heteroscedastic Probilisitic Neural Network to Analog Fault Detection and Classification," IEEE Trans. Computer Aided Design of Integrated Circuits an Systems, vol. 19, no. 1, Jan. 2000, pp. 142-151.
• [4]V. Stopjakova, P. Malosek, and V. Nagy, "Neural Network-Based Defect Detection in Analog and Mixed IC Using Digital Signal Preprocessing," J. Electrical Engineering, vol. 57, no. 5, 2006, pp. 249-257.
• [5]D. Grzechc and J. Ruttkowski, "New Concept to Analog Fault Diagnosis by Creating Two Fuzzy-Neural Dictionaries Test," Proc. IEEE MELECON, May 2004, pp. 115-118.
• [6]R.J. Baker, H.W. Li, and D.E. Boyce, CMOS Circuit Design, Layout and Simulation, 2nd ed., Prentice Hall of India Pvt. Ltd., 2005.
• [7]F.M. Gardner, "Charge-Pump Phase-Locked Loops," IEEE Trans. Communications, vol. COM-28, no. 11, Nov. 1980, pp. 1849-1858.
• [8]P. Goteti, G. Devarayanadurg, and M. Soma, "DFT for Embedded Charge-Pump PLL Systems Incorporating IEEE 1149.1," Proc. IEEE CICC, May 1997, pp. 210-213.
• [9]S.M.A. Burney, T.A. Jhilani, and C. Ardil, "Levenberg-Marquardt Algorithm for Karachi Stock Exchange Share Rates Forecasting," Proc. of World Academy of Science, Engineering, and Technology, vol. 3, Jan. 2005, pp. 171-176.
• [10]F. Azais et al., "A Unified Digital Test Technique for PLLs: Catastrophic Faults Covered," Proc. IEEE Int. Mixed Signal Testing Workshop, 1999, pp. 269-292.
• [11]J.L. Rossello and J.Segura, "An Analytical Charge- Based Compact Delay Model for Submicrometer CMOS Inverters," IEEE Trans. Circuits and Systems I: Fundamental theory and Applications, vol. 51, no. 7, July 2004, pp. 1301-1311.
• [12]C.L. Hsu, Y. Lai, and S.W. Wang, "Built-in Self Test for Phase-Lock Loops," IEEE Trans. Instrumentation and Measurement, vol. 54, no. 3, June 2005, pp. 996-1002.