A New Method for Extracting Interface Trap Density in Short-Channel MOSFETs from Substrate-Bias-Dependent Subthreshold Slopes

ETRI Journal

关键词: A New Method for Extracting Interface Trap Density in Short-Channel MOSFETs from Substrate-Bias-Dependent Subthreshold Slopes;   

Others  :  1183894
DOI  :  10.4218/etrij.93.0193.0002

【 摘 要 】

Interface trap densities at gate oxide/silicon substrate (SiO?/Si) interfaces of metal oxide semiconductor field-effect transistors (MOSFETs) were determined from the substrate bias dependence of the subthreshold slope measurement. This method enables the characterization of interface traps residing in the energy level between the midgap and that corresponding to the strong inversion of small size MOSFET. In conseuence of the high accuracy of this method, the energy dependence of the interface trap density can be accurately determined. The application of this technique to a MOSFET showed good agreement with the result obtained through the high-frequency/quasi-static capacitance-volt-age (C-V) technique for a MOS capacitor. Furthermore, the effective substrate dopant concentration obtained through this technique also showed good agreement with the result obtained through the body effect measurement.

   

【 参考文献 】

• [1]S. M. Sze, Physics of Semiconductor Devices (John Wiley & Sons, New York, 1981) 2nd ed., Chap. 8.
• [2]R. J. Van Overstraeten, G. Declerck and G. L. Broux, "Inadequacy of the classical theory of the MOS transistor operating in weak inversion," IEEE Trans. Electron Devices, vol. ED-21, p. 1150-1153, Dec., 1973.
• [3]E. H. Nicollian and J. R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology (John Wiley & Sons, New York, 1982) Chaps. 5-8.
• [4]E. H. Nicollian and A. Goetzberger, "MOS conductance technique for measuring surface state parameters," Appl. Phys. Lett., vol. 7, p. 216-219, Oct., 1965.
• [5]0. Declerck, R. J. Van Overstraeten and G. L. Broux, "Measurement of low densities of surface states at the Si-Si02-interface," Solid-State Electron., vol. 16, p. 1451-1460, 1973.
• [6]K. Yamasaki, M. Yoshida and T. Sugano, ‘Deep level transient spectroscopy of bulk traps and interface states in Si MOS diodes," Jpn. J. Appl. Phys., vol. 18, p. 113-122, Jan., 1979.
• [7]T. J. Tredwell and C. R. Viswanathan, "Determination of interface-state parameters in a MOS capacitor by DLTS," Solid-State Electron., vol. 23, p. 1171-1178, Nov., 1980.
• [8]J. S. Brugler and P. G. A. Jespers, "Charge-pumping in MOS devices," IEEE Trans. Electron Devices, vol. ED-16, p. 297-302, Mar., 1969.
• [9]G. Groeseneken, H. E. Maes, N. Beltran and R. F. De Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," IEEE Trans. Electron Devices, ED-31, p. 42-53, Jan., 1984.
• [10]R. J. Van Overstraeten, G. T. Declerck and P. A. Muls, "Theory of the MOS transistor in weak inversion- new method to determine the number of surface states," IEEE Trans. Electron Devices, vol. ED-22, p. 282-288, May, 1975.
• [11]T. J. Russell, H. S. Bennett, M. Gaitan, J. S. Schule and P. Roitman "Correlation between CMOS transistor and capacitor measurements of interface trap spectra," IEEE Trans. Nucl. Sci., vol. NS-33, p.1228-1233, Dec., 1986.
• [12]S. C. Witczak, J. S. Suehle and M. Gaitan, "An experimental comparison of measurement techniques to extract Si-Si02 interface trap density," Solid-State Electron., vol. 35, p. 345-355, Mar., 1992.
• [13]G. W. Taylor, "The effects of two-dimensional charge sharing on the above-threshold characteristics of short-channel IGFETs," Solid-State Electron., vol. 22, p. 701-717, Aug., 1979.
• [14]R. B. Fair and R. C. Sun, "Threshold voltage instability in MOSFET’s due to channel hot- electron emission," IEEE Trans. Electron Devices, vol. ED-28, p. 83-94, Jan., 1981.
• [15]N. Lifshitz, "Dependence of the work-function difference between the polysilicon gate and silicon substrate on the doping level in polysilicon," IEEE Trans. Electron Devices, vol. ED-32, p. 617-621, Mar., 1985.
• [16]S. C. Jam and P. Balk, "A unified analytical model for drain-induced barrier lowering and drain-induced high electric field in a short-channel MOSFET," Solid-State Electron., vol. 30, p. 503-511, May, 1987.
• [17]B.-G. Yu, J.-S. Lyu, T.-M. Roh and K.-S. Nam, "Characterization of Gate Oxides with a Chlorine Incorporated Si02/Si interface," J. Kor. Vac. Soc., vol. 2, pp. 188-198, June, 1993.
• [18]R. S. Miller and T. I. Kamins, Device Electronics for Integrated Circuits (John Wiley & Sons, New York. 1986), 2nd ed., Chap. 10.