Improvement of Noise Performance in Phased-Array Receivers

ETRI Journal

关键词: signal-to-noise ratio;    RFIC;    phase noise;    phased-array receiver;    noise figure;    CMOS;   

Others  :  1186130
DOI  :  10.4218/etrij.11.0110.0440

【 摘 要 】

This paper presents a new analytical approach and experimental verification for the improvement of noise performance in phased-array receivers. For analysis purposes, a multi-channel array system is converted into an equivalent single-channel system, such that the two presents the identical signal and noise powers at the output, respectively. We define an effective gain, noise figure, and signal-to-noise ratio in the equivalent system. Through the proposed approach, the noise performance of the array receiver is analyzed in a general and straightforward manner and then compared to that of each individual array channel. In addition, the phase noise of the array system is analyzed in a rigorous manner, showing its effective reduction by a factor of the array size. The predicted improvement of the noise performance is experimentally confirmed with a CMOS integrated phased-array receiver.

   

【 参考文献 】

• [1]N. Fourikis, Advanced Array Systems, Applications, and RF Technologies, San Diego: Academic Press, 2000.
• [2]D. Parker and D.C. Zimmermann, "Phased Arrays–Part I: Theory and Architectures," IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, Mar. 2002, pp. 678-687.
• [3]M.-S. Lee, "Wideband Capon Beamforming for a Planar Phased Radar Array with Antenna Switching," ETRI J., vol. 31, no. 3, Jun. 2009, pp. 321-323.
• [4]A. Hajimiri et al., "Integrated Phased Array System in Silicon," Proc. IEEE, vol. 93, no. 9, Sept. 2005, pp. 1637-1655.
• [5]D. Liu et al., Advanced Millimeter-Wave Technologies—Antennas, Packaging, and Circuits, West Sussex: John Wiley & Sons, 2009.
• [6]C.-S. Wang et al., "A 60-GHz Phased Array Receiver Front-End in 0.13-μm CMOS Technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 10, Oct. 2009, pp. 2341-2352.
• [7]K. Scheir et al., "A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS," IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 184-185.
• [8]X. Guan, H. Hashemi, and A. Hajimiri, "A Fully Integrated 24-GHz Eight-Element Phased-Array Receiver in Silicon," IEEE J. Solid-State Circuits, vol. 39, no. 12, Dec. 2004, pp. 2311-2320.
• [9]S. Lo et al., "A Dual-Antenna Phased-Array UWB Transceiver in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, Dec. 2006, pp. 2776-2786.
• [10]H.-C. Chang et al., "Phase Noise in Externally Injection-Locked Oscillator Arrays," IEEE Trans. Microw. Theory Tech., vol. 45, no. 11, Nov. 1997, pp. 2035-2042.
• [11]H. Hashemi et al., "A 24-GHz SiGe Phased-Array Receiver–LO Phase-Shifting Approach," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, Feb. 2005, pp. 614-626.
• [12]D.M. Pozar, Microwave Engineering, 3rd ed., New York: John Wiley & Sons, 2005.
• [13]S.-Y. Eom, J.-H. Kim, and C.-S. Yim, "New N-Way Hybrid Power Combiner to Improve the Graceful Degradation Performance," ETRI J., vol. 16, no. 1, Apr. 1994, pp. 58-72.
• [14]R.A. Shafik et al., "On the Error Vector Magnitude as a Performance Metric and Comparative Analysis," 2nd Int. Conf. Emerging Technol., Nov. 2006, pp. 27- 31.
• [15]P.Z. Peebles, Probability, Random Variables, and Random Signal Principles, 3rd ed., New York: McGraw-Hill, 1993.
• [16]Advanced Design System, Agilent Technologies, Santa Clara, USA, 2008.
• [17]S. Jeon et al., "A Scalable 6-to-18 GHz Concurrent Dual-Band Quad-Beam Phased-Array Receiver in CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, Dec. 2008, pp. 2660-2673.