On-chip Multiprocessor with Simultaneous Multithreading

ETRI Journal

关键词: simulator;    Thread;    Multiprocessor;    Microprocessor;   

Others  :  1184280
DOI  :  10.4218/etrij.00.0100.0402

【 摘 要 】

As more transistors are integrated onto bigger die, an on-chip multiprocessor will become a promising alternative to the superscalar microprocessor that domains today''microprocessor marketplace. This paper describes key parts of a new on-chip multiprocess

   

【 参考文献 】

• [1]Hennessy, J.L., Patterson, D.A., " Computer Architecture a Quantitative Approach," Second Edition, Morgan Kaufmann, Pub., 1996.
• [2]Johnson, M., Superscalar Microprocessor Design, Prentice Hall, 1991.
• [3]Slater, Michael, "Microprocessor today," IEEE Micro, vol. 16, no. 6, pp. 32-44.
• [4]Limits of instruction level parallelism, WRL Research Report 93/6, Digital Western Research Laboratory, Palo Alto, Calf., 1993.
• [5]Wilson, J., "Challenges and trends in processor design," IEEE Computer, vol. 31, no. 1, pp. 39-50.
• [6]Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., Tullsen, D.M., "Simultaneous multithreading: A platform for next-generation processors," IEEE Micro, vol. 17, no. 5, pp. 12-19.
• [7]Nayfe, B., Hammond, L., Olukotun, K., "Evaluation of design alternatives for multiprocessor microprocessor," Proc. of Int'l Symp. on Computer Architecture, 1996, pp. 66-77.
• [8]Hammond, L., Nayfeh, B.A., Olukotun, K., "A single-chip multiprocessor," Computer, vol. 30, no. 9, pp. 79-85.
• [9]Amarasinghe, S.P., Anderson, J.M., Wilson, C.S., Liao, S.-W., Murphy, B.R., French, R.S., Lam, M.S.,Hall, M.W., "Multiprocessors from a software perspective," IEEE Micro, vol. 16, no. 3, pp. 52-61.
• [10]Agarwal, Anant, "Performance tradeoffs in multithreaded processors," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 5, pp. 525-539.
• [11]Alverson, Robert, Callahan, David, Porterfield, Allan, Cummings, Daniel, Smith, Burton, Koblenz, Brian, "Tera computer system", 1990, pp. 1-6.
• [12]Saavedra-Barrera, Rafel H., Culler, David E., von Eicken, Thorsten, "Analysis of multithreaded architectures for parallel computing," Algorithms and Architectures, 1990, pp. 169-178.
• [13]Kavi, K.M., Lee, B., Hirson, A.R., "Multithreaded Systems", Advances in Computers, vol. 46, no. C, pp. 287-328.
• [14]Sohn, A., Sato, M., Yoo, N., Gaudiot, J.-L., "Data and workload distribution in a multithreaded architecture," Journal of Parallel and Distributed Computing, vol. 40, no. 2, pp. 256-264.
• [15]Boothe, Bob, Ranade, Abhiram, "Improved multithreading techniques for hiding communication latency in multiprocessors." Conference Proceedings - Annual Symposium on Computer Architecture, 1992, pp. 214-223.
• [16]Botenhof, D., Programming with POSIX Threads, Addison Wesley, 1997.
• [17]Fisher, Joseph, "VERY LONG INSTRUCTION WORK ARCHITECTURE AND THE ELI-512," Conference Proceedings - Annual Symposium on Computer Architecture, 1983, pp. 140-150.
• [18]The SPARC Architecture Manual Version 9, 1994.
• [19]UltraSPARC-1 User's Manual Revision 1.0, 1995.
• [20]Singh, J., Weber, W., Gupta, A., SPLASH: Stanford parallel applications for shared memory, Computer Architecture News, vol. 20, no. 1, pp. 5-44.
• [21]Wang, C., Hwang, K., "STAP benchmark evaluation of three massively parallel processors," Proc. of Int'l Conf. on Parallel and Distributed Computing Systems, 1997.
• [22]Chung, Y., "Performance of on-chip multiprocessors for vision tasks," IPDPS 2000 Workshop, LNCS 1800, 2000, pp. 242-249.
• [23]Hahn, W.-J., Yoon, S.-H., Lee, K., Dubois, M., "Evaluation of a Cluster-Based System for the OLTP Application," ETRI Journal, vol. 20, no. 4, pp. 301-325.
• [24]Chung, Y., Park, J.-W., Yoon, S.-H., "An Asynchronous Algorithm for Balancing Unpredictable Workload on Distributed-Memory Machines," ETRI Journal, vol. 20, no. 4, pp. 346-360.