

Accepted Manuscript

High performance top-gated indium-zinc-oxide thin film transistors with *in-situ* formed HfO<sub>2</sub> gate insulator

Yang Song, A. Zaslavsky, D.C. Paine

PII: S0040-6090(16)30084-0  
DOI: doi: [10.1016/j.tsf.2016.04.017](https://doi.org/10.1016/j.tsf.2016.04.017)  
Reference: TSF 35150

To appear in: *Thin Solid Films*

Received date: 3 December 2015  
Revised date: 8 April 2016  
Accepted date: 10 April 2016



Please cite this article as: Yang Song, A. Zaslavsky, D.C. Paine, High performance top-gated indium-zinc-oxide thin film transistors with *in-situ* formed HfO<sub>2</sub> gate insulator, *Thin Solid Films* (2016), doi: [10.1016/j.tsf.2016.04.017](https://doi.org/10.1016/j.tsf.2016.04.017)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

# High performance top-gated indium-zinc-oxide thin film transistors with *in-situ* formed HfO<sub>2</sub> gate insulator

Yang Song<sup>1,a)</sup>, A. Zaslavsky<sup>1,2</sup>, D. C. Paine<sup>2</sup>

1. Department of Physics, Brown University, 182 Hope Street, Providence, RI 02912, United States.

2. School of Engineering, Brown University, 184 Hope Street, Providence, RI 02912, United States.

## Abstract:

We report on top-gated indium-zinc-oxide (IZO) thin film transistors (TFTs) with an *in-situ* formed HfO<sub>2</sub> gate dielectric insulator. Building on our previous demonstration of high-performance IZO TFTs with Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> gate dielectric, we now report on a one-step process, in which Hf is evaporated onto the 20 nm thick IZO channel, forming a partially oxidized HfO<sub>x</sub> layer, without any additional insulator in-between. After annealing in air at 300 °C, the *in-situ* reaction between partially oxidized Hf and IZO forms a high quality HfO<sub>2</sub> gate insulator with a low interface trapped charge density  $N_{TC} \sim 2.3 \times 10^{11} \text{ cm}^{-2}$  and acceptably low gate leakage  $< 3 \times 10^{-7} \text{ A/cm}^2$  at gate voltage  $V_G = 1 \text{ V}$ . The annealed TFTs with gate length  $L_G = 50 \text{ }\mu\text{m}$  have high mobility  $\sim 95 \text{ cm}^2/\text{V}\cdot\text{s}$  (determined via the *Y*-function technique), high on/off ratio  $\sim 10^7$ , near-zero threshold voltage  $V_T = -0.02 \text{ V}$ , and a subthreshold swing of 0.062 V/decade, near the theoretical limit. The on-current of our proof-of-concept TFTs is relatively low, but can be improved by reducing  $L_G$ , indicating that high-performance top-gated HfO<sub>2</sub>-isolated IZO TFTs can be fabricated using a single-step *in-situ* dielectric formation approach.

**Keywords:** indium zinc oxide; top gate; *in-situ* process; thin film transistors; hafnium; HfO<sub>2</sub> gate insulator

---

<sup>a)</sup> Corresponding author at: 182 Hope Street, Department of Physics, Brown University, Providence, RI 02912, United States.  
E-mail address: yang\_song@brown.edu

## 1. INTRODUCTION:

In the last ten years, amorphous oxide semiconductors have become important materials in the fabrication of high performance thin film transistors (TFTs). Such amorphous oxide semiconductors as In-Zn-O (IZO) and In-Ga-Zn-O (IGZO) have a large bandgap, relatively high mobility and can be deposited at room temperature, making them very competitive compared to amorphous Si technology [1-4]. High-performance TFTs should have a large on/off ratio, a threshold voltage close to zero, a sharp subthreshold slope and, ideally, a reasonably high on-current. While back-gated TFTs with thick insulators under the amorphous oxide channels can provide adequate performance, in order to make further progress a promising approach is to fabricate top-gated TFTs with high-quality gate insulators, which should have small interface trapped charge, high capacitance per unit area and low leakage. To fabricate high-quality gate insulators, one can reduce the gate insulator thickness, use high dielectric constant materials (such as  $\text{HfO}_2$  or  $\text{Al}_2\text{O}_3$ ) or use a multilayer gate stack [5-8].

In this paper, we improve on our previous demonstration of top-gated IZO TFTs using an *in-situ* formed dielectric layer [9] by turning to a one-step metal deposition process using Hf as the source of the *in-situ* reacted  $\text{HfO}_2$  gate insulator. The channel material of our top-gated IZO TFTs consists of 90 wt.%  $\text{In}_2\text{O}_3$ –10 wt.%  $\text{ZnO}$ . The formation of dielectric gate insulator is based on the reaction between the metal and the IZO channel material at an intermediate temperature  $T \sim 200\text{--}300^\circ\text{C}$  in atmosphere. Metals (such as Hf and Al) that are thermodynamically unstable in contact with  $\text{In}_2\text{O}_3$  will undergo solid state oxidation (in the absence of kinetic constraints) to produce a dielectric insulator layer ( $\text{Al}_2\text{O}_3$  or  $\text{HfO}_2$ ). The reaction between metal and IZO will consume oxygen from the IZO channel, leaving behind oxygen vacancies, or, in some configurations, oxidation of the metal may proceed via oxygen

diffusion from the atmosphere. To predict which metals can be used for *in-situ* dielectric formation by reacting with IZO, one can use the free energies of oxides to find the free energy change of overall reaction [10]. For example, the free energy of the reaction between Al and  $\text{In}_2\text{O}_3$  ( $2\text{Al} + \text{In}_2\text{O}_3 = \text{Al}_2\text{O}_3 + 2\text{In}$ ) can be found by subtracting free formation energy of  $\text{In}_2\text{O}_3$  from free formation energy of  $\text{Al}_2\text{O}_3$ . At 200 °C,  $\Delta G^R = \Delta G^F_{\text{Al}_2\text{O}_3} - \Delta G^F_{\text{In}_2\text{O}_3} = -752.6 \text{ kJ/mol}$ , the negative sign indicating that without any kinetic constraints, IZO will be chemically reduced by Al to form  $\text{Al}_2\text{O}_3$ . Several metals with suitable oxides can be similarly identified including: Al ( $\Delta G = -752.6 \text{ kJ/mol}$ ), Hf ( $\Delta G = -807.6 \text{ kJ/mol}$ ), Ti ( $\Delta G = -509.7 \text{ kJ/mol}$ ), and Mg ( $\Delta G = -876.1 \text{ kJ/mol}$ ). An additional consideration is the bandgap of the resulting oxide, which must provide the needed isolation between the gate metal and the IZO channel.

Previously [9], we reported top-gated IZO TFTs with *in-situ* formed  $\text{Al}_2\text{O}_3$  interlayer between IZO channel and  $\text{HfO}_2$  gate insulator (those TFTs will be referred as Al-TFTs in this paper). A schematic across-sectional view of those TFTs is shown in Fig. 1(a). There is a 2–3 nm thick sputter-deposited Al layer between IZO and  $\text{HfO}_2$ , deposited by atomic layer deposition (ALD). This Al layer protects the IZO channel from the oxygen ion bombardment damage during ALD-deposition of  $\text{HfO}_2$ . After annealing at 300 °C, the thin Al layer will be oxidized via reaction with IZO, forming an  $\text{Al}_2\text{O}_3/\text{HfO}_2$  gate stack. Those TFTs showed high mobility, high on/off ratio, and a good subthreshold slope [9]. However, a major disadvantage of using a thin layer Al between  $\text{HfO}_2$  is the additional metal deposition step, which also necessitates additional lithographic alignment, increasing the fabrication process complexity.

In this report we present top-gated IZO TFTs by using Hf metal (those TFTs will be referred as Hf-TFTs in this paper) deposited in a single step, without any additional metal or dielectric deposition. The schematic across-sectional view of the Hf-TFTs is shown in Fig. 1(b). During

the Hf evaporation, the background pressure in the deposition chamber, while low ( $\sim 3 \times 10^{-3}$  Pa), is sufficient to partially oxidize the Hf. We believe that this partially oxidized material, when annealed, becomes fully oxidized  $\text{HfO}_2$  near the IZO/ $\text{HfO}_x$  interface via a reaction with the IZO to produce a dielectric insulator layer that, as we shall demonstrate below, provides both low leakage and a manageable density of interface trapped charge  $N_{TC}$ . We demonstrate that these devices have promising performance, with excellent on-off ratio and sharp switching even for relatively long  $L_G = 50 \mu\text{m}$  TFTs, and small gate leakage currents.

## 2. EXPERIMENTAL PROCEDURE:

Both the Al-TFTs and Hf-TFTs shown in Fig. 1, were fabricated on a silicon wafer coated with 500 nm thermally grown  $\text{SiO}_2$ . All the source, drain and gate electrodes, as well as the IZO active area, were patterned by using optical lithography and lift-off processes. In the Al-TFTs of Fig. 1(a), 10 nm of Mo was sputtered at room temperature on the source and drain area. Then 10 nm of IZO was sputtered from a 90 wt.%  $\text{In}_2\text{O}_3$ -10 wt.% ZnO target at room temperature by dc magnetron sputtering with a power density of  $0.22 \text{ W/cm}^2$ , an Ar/ $\text{O}_2$  volume ratio of 86/64 and a dc bias of 280 V. After deposition of IZO, a 2–3 nm Al layer was deposited at room temperature by using rf-sputtering. Then, 10 nm Mo, 10 nm Cr and 70 nm Au were deposited on source and drain area using sputtering (Mo) and e-beam evaporation (Cr and Au). The  $\text{HfO}_2$  dielectric layer was deposited by using ALD technique from a  $\text{Hf}(\text{N}(\text{CH}_3)_2)_4$  precursor at  $200^\circ\text{C}$ . Finally, the gate electrode (10/70 nm Cr/Au) was made using e-beam evaporation at room temperature. The width to gate length ( $W/L_G$ ) ratio of the measured TFTs was 250/50  $\mu\text{m}$ .

The Hf-TFTs, shown in Fig. 1(b), are also fabricated on a silicon wafer coated with 500 nm thermally grown  $\text{SiO}_2$ . Unlike the Al-TFTs, the 20 nm IZO channel was deposited directly on

SiO<sub>2</sub> using the same magnetron sputtering process (device isolation of finished TFTs was achieved by dilute HCl etching). The source and drain contacts consisted of sputtered 50 nm Mo, followed by 10 nm Cr and 100 nm Au deposited by e-beam evaporation. After that, Hf metal was deposited on the gate area by using e-beam evaporation, forming a partially oxidized HfO<sub>x</sub> layer due to reaction with residual oxidants in the chamber, followed by 20 nm Cr and 70 nm of Au top gate metallization. Finally, a 24 nm layer of HfO<sub>2</sub> was deposited using ALD as a passivation layer. The width to gate length ( $W/L_G$ ) ratio of the final TFTs was 200/50  $\mu\text{m}$ .

Then the capacitance was measured on a Hewlett-Packard multi-frequency LCR meter (model 4275A), whereas the current-voltage characterization used Agilent 4155C semiconductor parameter analyzer.

### 3. RESULTS and DISCUSSION:

The as-deposited Al-TFTs and Hf-TFTs show good TFT characteristics only after anneal, because before annealing, Al-TFTs have a thin layer of Al metal shorting the source to the drain, whereas the Hf-TFTs do not have a high-quality gate dielectric/IZO interface. After anneal at 300 °C in air, gate capacitance was measured with an LCR meter in a light-tight box using a 100 kHz ac signal on both Al-TFTs and Hf-TFTs. During capacitance measurement, source, drain and substrate Si wafer are all connected and grounded together. The gate voltage  $V_G$  was swept from negative to positive and then backward. Figure 2 demonstrates the obtained  $C-V_G$  curves, normalized by the gate area. For the annealed Al-TFTs, when  $V_G > 1$  V, capacitance reaches a maximum constant value  $C_{MAX}$  corresponding to the IZO channel in accumulation. Since we know the thickness of ALD-deposited HfO<sub>2</sub> to be 24 nm, the measured  $C_{MAX}$  yields a dielectric constant of HfO<sub>2</sub> of ~16 (with small uncertainty from the thin *in-situ* formed Al<sub>2</sub>O<sub>3</sub> interlayer),

which is a reasonable number for ALD-deposited  $\text{HfO}_2$ . For the Hf-TFTs, shown in Fig. 2(b), a ~80 nm thick layer of Hf-rich material was deposited. This layer was shown by energy-dispersive X-ray spectroscopy to be substoichiometric  $\text{HfO}_x$ , which is unsurprising, as Hf is a highly efficient oxygen getter. Taking the corresponding  $C_{MAX}$  value at  $V_G = 1$  V and assuming the dielectric constant to be 16, the thickness of *in-situ* formed  $\text{HfO}_2$  layer is ~40 nm, meaning that only part of the 80 nm partially oxidized  $\text{HfO}_x$  layer became high-quality non-leaking  $\text{HfO}_2$  layer with a good interface in contact with IZO.

Follow-on studies will investigate the chemical change between  $\text{HfO}_x$  and IZO before and during annealing. One particularly effective tool for this would be X-ray photoelectron spectroscopy, which, as described in elsewhere [11-13], can offer insight into the composition and structure of I(G)ZO thin films. The structure of our devices – thin IZO channel material covered by thicker  $\text{HfO}_x$  – will make these experiments quite challenging.

The hysteresis observed in the measured  $C-V_G$  curves of Fig. 2 makes it possible to estimate the interface trapped charge density  $N_{TC} \sim C_{MAX} \times \Delta V_G / q$ , where  $\Delta V_G \sim 0.2$  V for annealed Al-TFTs and  $\Delta V_G \sim 0.1$  V for annealed Hf-TFTs. For annealed Al-TFTs we obtain  $N_{TC} \sim 7.2 \times 10^{11} \text{ cm}^{-2}$ ; for annealed Hf-TFTs,  $N_{TC} \sim 2.3 \times 10^{11} \text{ cm}^{-2}$ . Such  $N_{TC}$  values are much lower than reported results on  $\text{HfO}_2$  insulator layers on IZO [14] and IGZO [6]. The annealed Hf-TFTs have smaller  $N_{TC}$ , and more interestingly, have opposite sign of trapped charge. The quality of annealed Hf-TFT interfaces and the charge-trapping mechanisms require further study, but the low  $N_{TC}$  values are promising for high-performance top-gated TFTs.

The TFT characteristics were measured using a semiconductor parameter analyzer in a light-tight box with the substrate grounded. Figure 3(a) shows the transfer curves of Al-TFTs, after annealing at 300 °C for 8 hours. The on/off current ratio exceeds  $10^7$  and the subthreshold swing

(SS) is 0.14 V/decade, with no measurable threshold shift as  $V_D$  is changed from 0.1 to 1 V. The gate leakage, which we evaluate at  $V_G = 1$  V (corresponding to an electric field of  $\sim 0.4$  MV/cm), is below  $2 \times 10^{-7}$  A/cm<sup>2</sup>, 6 orders of magnitude below  $I_D$  at the same  $V_G$ . A thicker HfO<sub>2</sub> dielectric or optimized ALD deposition could be used to reduce the leakage to below  $10^{-7}$  A/cm<sup>2</sup> [14]. More importantly, reducing  $L_G$  would decrease leakage and increase  $I_D$ , making the leakage negligible.

While the saturation mobility is often used for amorphous oxide TFT characterization [9, 15, 16], a more reliable value of channel mobility can be estimated by using the  $Y$ -function, which is widely used in MOSFETs [17]:

$$Y = \frac{I_D}{\sqrt{g_m}} = \sqrt{\frac{W}{L_G}} \mu_0 C_{ox} V_D (V_G - V_T)$$

where  $\mu_0$  is the low-field mobility,  $C_{ox}$  is the gate capacitance per unit area, and  $g_m = \partial I_D / \partial V_G$  is the transconductance. Figure 3(b) shows the linear fit to the  $Y$ -function at  $V_D = 0.1$  V, from which we extract a threshold voltage  $V_T = 0.23$  V and a low-field mobility  $\mu_0 \sim 135$  cm<sup>2</sup>/V·s.

The corresponding transistor characteristics of Hf-TFTs after 4 hours of annealing at 300 °C are shown in Fig. 4. Figure 4(a) shows the output  $I_D$ - $V_D$  characteristics, with well-behaved current saturation (as well as indications of relatively high contact series resistance, which can be improved as in [18]). Figure 4(b) shows the transfer characteristics, taken at  $V_D = 0.1$  and 1.0 V, together with the gate leakage current (of  $\sim 3 \times 10^{-7}$  A/cm<sup>2</sup>, evaluated at  $V_G = 1$  V (corresponding to a field of  $\sim 0.3$  MV/cm). Again, the leakage is very small compared to  $I_D$  and can be reduced further by optimizing the deposition conditions to improve the HfO<sub>2</sub> stoichiometry. The on/off current ratio is about  $10^7$  and no threshold shift is observed as  $V_D$  is changed from 0.1 to 1 V.



Figure 4(c) shows the  $Y$ -function extraction of the low-field mobility, estimated at  $95 \text{ cm}^2/\text{V}\cdot\text{s}$ , and the threshold voltage  $V_T = -0.02 \text{ V}$ , in agreement with the  $C-V_G$  in Fig. 2(b).

A surprising feature of the transfer characteristics in Fig. 4(b) is the very good SS of  $0.062 \text{ V/decade}$ , which is near the room-temperature theoretical limit of  $2.3k_B T/q = 60 \text{ mV/decade}$ . This limit can only be reached if the capacitance of the dielectric layer  $\text{HfO}_2$  is negligible compared to that of the IZO channel, whereas in our Hf-TFTs the thickness of the *in-situ* formed  $\text{HfO}_2$  is  $\sim 40 \text{ nm}$ , as inferred from the  $C_{MAX}$  value in Fig. 2(b) using a dielectric constant of 16. The explanation for such a good SS will require further study.

#### 4. CONCLUSION:

We demonstrate the fabrication of top-gated IZO TFTs with an *in-situ* formed  $\text{HfO}_2$  gate dielectric layer deposited in a single-step process. Those Hf-TFTs are compared with our previously fabricated Al-TFTs. The use of *in-situ* formed  $\text{HfO}_2$  layer can simplify the TFT fabrication process (no additional deposition of gate dielectric layer). More importantly, the Hf-TFTs showed very high mobility  $\sim 95 \text{ cm}^2/\text{V}\cdot\text{s}$ , high on/off ratio  $\sim 10^7$ , small  $V_T = -0.02 \text{ V}$ , very low interface trapped charge density  $N_{TC} \sim 2.3 \times 10^{11} \text{ cm}^{-2}$ , a very sharp SS  $\sim 0.062 \text{ V/decade}$ , and negligible gate leakage. The excellent observed SS requires additional study. The *in-situ* method of fabricating IZO TFTs shows promise of making high performance TFTs in a simple, low-temperature process.

#### Acknowledgements

The work at Brown was supported by the National Science Foundation (DMR-1409590) and by a seed fund award from the Institute of Molecular and Nanoscale Innovation (IMNI) at Brown University.

ACCEPTED MANUSCRIPT

## REFERENCES:

1. K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors, *Nature* 432 (2004) 488-492.
2. B. Yaglioglu, H.Y. Yeom, R. Beresford, and D. C. Paine, High-mobility amorphous  $\text{In}_2\text{O}_3$ –10wt%ZnO thin film transistors, *Appl. Phys. Lett.* 89 (2006) 062103.
3. H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, High-mobility thin-film transistor with amorphous  $\text{InGaZnO}_4$  channel fabricated by room temperature rf-magnetron sputtering, *Appl. Phys. Lett.* 89 (2006) 112123.
4. H. H. Hsu, C. Y. Chang, and C. H. Cheng, A flexible IGZO thin-film transistor with stacked  $\text{TiO}_2$ -based dielectrics fabricated at room temperature, *IEEE Electron Device Lett.* 34 (2013) 768-770.
5. L. Lan, M. Zhao, N. Xiong, P. Xiao, W. Shi, M. Xu, and J. Peng, Low-voltage high-stability indium-zinc oxide thin-film transistors gated by anodized neodymium-doped aluminum, *IEEE Electron Device Lett.* 33 (2012) 827-829.
6. Y. S. Chun, S. Chang, and S. Y. Lee, Effects of gate insulators on the performance of a-IGZO TFT fabricated at room-temperature, *Microelectronic Eng.* 88 (2011) 1590-1593.
7. L.-Y. Su, H.-Y. Lin, H.-K. Lin, S.-L. Wang, L.-H. Peng, and J. Huang, Characterizations of amorphous IGZO thin-film transistors with low subthreshold swing, *IEEE Electron Device Lett.* 32 (2011) 1245-1247.
8. S. Chang, Y. W. Song, S. Lee, S. Y. Lee, and B. K. Ju, Efficient suppression of charge trapping in ZnO-based transparent thin film transistors with novel  $\text{Al}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3$  structure, *Appl. Phys. Lett.* 92 (2008) 192104.
9. Y. Song, R. Xu, J. He, S. Siontas, A. Zaslavsky, and D. C. Paine, Top-gated indium-zinc-oxide thin-film transistors with in situ  $\text{Al}_2\text{O}_3/\text{HfO}_2$  gate oxide, *IEEE Electron Device Lett.* 35 (2014) 1251-1253.

10. S. Lee, K. Park, and D. C. Paine, Metallization strategies for  $\text{In}_2\text{O}_3$ -based amorphous oxide semiconductor materials, *J. Mater. Res.* 27 (2012) 2299-2308.
11. K. Nomura, T. Kamiya, E. Ikenaga, H. Yanagi, K. Kobayashi, and H. Hosono, Depth analysis of subgap electronic states in amorphous oxide semiconductor, a-In-Ga-Zn-O, studied by hard x-ray photoelectron spectroscopy, *J. Appl. Phys.* 109 (2011) 073726.
12. H.-W. Zan, C.-C. Yeh, H.-F. Meng, C.-C. Tsai, and L.-H. Chen, Achieving high field-effect mobility in amorphous indium-gallium-zinc oxide by capping a strong deduction layer, *Adv. Mater.* 24 (2012) 3509-3514.
13. H. Tang, K. Ishikawa, K. Ide, H. Hiramatsu, S. Ueda, N. Ohashi, H. Kumomi, H. Hosono, and T. Kamiya, Effects of residual hydrogen in sputtering atmosphere on structures and properties of amorphous In-Ga-Zn-O thin films, *J. Appl. Phys.* 118 (2015) 205703.
14. W. K. Lin, K. C. Liu, S. T. Chang, and C. S. Li, Room temperature fabricated transparent amorphous IZO based TFT using high- $\kappa$   $\text{HfO}_2$  as gate insulator, *Thin Solid Films* 520 (2012) 3079-3083.
15. S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed., New York: Wiley, 1981, pp. 442.
16. D. C. Paine, B. Yaglioglu, Z. Beiley, and S. Lee, Amorphous IZO-based transparent thin film transistors, *Thin Solid Films* 516 (2008) 5894-5898.
17. G. Ghibaudo, New method for the extraction of MOSFET parameters, *Electronics Lett.* 24 (1988) 543-545.
18. R. Xu, J. He, Y. Song, W. Li, A. Zaslavsky, and D. C. Paine, Contact resistance improvement using interfacial silver nanoparticles in amorphous indium-zinc-oxide thin film transistors, *Appl. Phys. Lett.* 105 (2014) 093504.


Fig. 1. (a) Schematic across-sectional view of as-deposited Al-TFTs with  $W/L_G = 250/50 \mu\text{m}$ ; (b) schematic across-sectional view of as-deposited Hf-TFTs with  $W/L_G = 200/50 \mu\text{m}$ . Both types of devices are then annealed at  $300^\circ\text{C}$  to form a high-quality gate dielectric of either  $\text{Al}_2\text{O}_3/\text{HfO}_2$  (a) or  $\text{HfO}_2$  (b) via metal-IZO reaction.

Fig. 2. (a)  $C-V_G$  curves of Al-TFTs after annealing at  $300^\circ\text{C}$  for 8 hours; (b)  $C-V_G$  curves of Hf-TFTs after annealing at  $300^\circ\text{C}$  for 4 hours. The insets show the cross sectional TEM images. The gate voltage  $V_G$  was swept from negative to positive then backward. The ac test signal is at 100 kHz.

Fig. 3. (a) Transfer  $I_D-V_G$  curves of Al-TFTs after annealing at  $300^\circ\text{C}$  for 8 hours. Gate leakage  $I_G$  is also shown (total leakage on the left axis, leakage density on the right axis). (b)  $Y$ -function based on the transfer curve at  $V_D = 0.1 \text{ V}$ , together with a linear fit (dashed line) from which the mobility can be extracted.

Fig. 4. Characteristics of Hf-TFTs after annealed at  $300^\circ\text{C}$  for 4 hours. (a) Output  $I_D-V_D$  curves, with gate voltage  $V_G = -0.25$  to  $1.0 \text{ V}$  with a step of  $0.25 \text{ V}$ . (b). Transfer  $I_D-V_G$  curves at  $V_D = 0.1$  and  $1.0 \text{ V}$ , with gate leakage  $I_G$  also shown (total on the left axis, density on the right axis). (c)  $Y$ -function based on transfer curve at  $V_D = 0.1 \text{ V}$ , with a linear fit to the  $Y$ -function shown with a dashed line.

(a)



(b)




Figure 1




Figure 2




Figure 3






Figure 4

**Highlights:**

- High-performance indium-zinc-oxide (IZO) thin film transistors (TFTs).
- Single-step *in-situ* dielectric formation approach simplifies fabrication process.
- During anneal, reaction between  $\text{HfO}_x$  and IZO channel forms a high quality  $\text{HfO}_2$  layer.
- Gate insulator  $\text{HfO}_2$  shows low interface trapped charge and small gate leakage.
- TFTs have high mobility, near-zero threshold voltage, and a low subthreshold swing.