

Investigation of RF and linearity performance of electrode work-function engineered HDB vertical TFET

Seema Narwal , Sudakar Singh Chauhan

Department of Electronics & Communication Engineering, National Institute of Technology, Kurukshetra, Haryana 136119, India

 E-mail: seemanarwal@gmail.com

Published in Micro & Nano Letters; Received on 14th June 2018; Revised on 16th August 2018; Accepted on 10th September 2018

This work realises a hetero-dielectric buried oxide vertical tunnel field effect transistor (HDB VTFET) and investigates its radio frequency (RF) and linearity characteristics. First time, the concept of hetero-dielectric buried oxide (BOX) in VTFET is used to obtain the superior improvement in terms of different RF and linearity figure of merits such as C_{gs} , C_{gd} , C_{gg} , f_T , Gain Bandwidth Product (GBP), τ , Transconductance Frequency Product (TFP), Transconductance Generation Factor (TGF), g_{m2} , g_{m3} , VIP₂, VIP₃, IIP₃, IMD₃ and 1-dB compression point. Also, the influence of HfO₂ BOX length scaling on these FOMs is analysed. The results reveal that the HDB VTFET can be a promising contender to replace bulk metal-oxide semiconductor field-effect transistors in analogue/mixed signal system-on-chip and high-frequency microwave applications and the accuracy of this device is validated by TCAD Sentaurus simulator.

1. Introduction: In the present scenario, the advancement in modern wireless and mobile communication industry requires cost-effective and highly efficient radio frequency (RF) designs capable to handle weak signals for high-performance communication systems. To enhance the signal quality, the two important candidates are low-noise and high-power amplifiers. On the other hand, the existence of higher-order harmonics causes the non-linear behaviour of the device owing to the loss of information [1, 2]. Therefore, it is the primary concern to choose the device which ensures the minimal influence of inter-modulation distortions and high-order harmonics on the reliability of the device [3, 4]. Thus, a novel device having a lower value of subthreshold slope (SS) is required. For this purpose, field effect transistors (FETs) are chosen as the basic building blocks to design such type of systems. In metal-oxide semiconductor FETs (MOSFETs), the current-switching process includes thermionic emission mechanism through which carriers over an energy barrier inject from the source to the channel. This gives an essential limit in terms of the steepness of SS around 60 mV/decade at room temperature [5, 6]. In previous years, to overcome the essential limit, several novel devices have been designed. They include emerging devices such as nanoelectromechanical FETs, impact ionisation metal-oxide semiconductor (MOS) devices, dopingless-impact ionisation MOSFET (IMOS) devices, tunnel FETs (TFETs) and so on [7, 8]. Among them, TFET has been considered as the most promising potential device for ultra-low-power applications.

TFETs have received a lot of attention by providing the low value of OFF-current and SS below 60 mV/decade at room temperature because electron flow is controlled by band-to-band tunneling (BTBT) mechanism [9–12] and they can achieve a higher ratio of I_{ON}/I_{OFF} compared to MOSFETs [13]. Recently, various techniques such as high- k dielectric materials [14], multi-gate TFET technology [15, 16], hetero-based architectures [17–20], source pocket based devices [21], junction-less concept based devices [22, 23] have been investigated to boost the drain current. It is also investigated that hetero-dielectric buried oxide (HDB) offers a significant decrease in the ambipolar behaviour in TFET by controlling tunneling width at the channel-drain interface [24]. In addition to these benefits, TFETs exhibit enhanced RF and linearity performance. The RF and linearity analysis is still an unexplored area in HDB vertical FET (HDB VTFET) and needs to be analysed too.

This Letter investigates the RF and linearity performance of HDB VTFET, underlapped channel drain HDB VTFET (UCD-HDB

VTFET) and channel drain HDB VTFET (CD-HDB VTFET). The proposed structure includes HfO₂ below the drain region, SiO₂ below the source and channel regions, and two metal electrodes for source and drain with different work-functions on an intrinsic film grown over SiO₂ and HfO₂, respectively. HDB VTFET design is optimised for different BOX lengths of HfO₂ dielectric i.e. 60, 70 and 80 nm.

2. Device structure and parameters: Figs. 1a–c represent the schematic diagrams of proposed HDB VTFET, UCD-HDB VTFET and CD-HDB VTFET. HDB VTFET consists of SiO₂ under the source-channel regions, HfO₂ under the drain region. This device is having $L_{BS} = 110$ nm while $L_{BH} = 60$ nm. Similarly, UCD-HDB VTFET is the same as HDB VTFET, except that it comprises of HfO₂ under the drain-underlapped channel region. This device is having $L_{BS} = 100$ nm while $L_{BH} = 70$ nm. Similarly, CD-HDB VTFET is the same as HDB VTFET, except that it comprises of HfO₂ under the drain-channel region. This device is having $L_{BS} = 90$ nm while $L_{BH} = 80$ nm. Two spacers of HfO₂, having a dielectric constant of 22, of lengths 20 and 40 nm are used as a first spacer at the gate–drain electrode and a second spacer at source–gate electrode, respectively [25]. The proposed device comprises of metal M_2 (platinum) at source electrode, metal M_3 (molybdenum) at drain electrode and metal M_1 at the gate electrode.

All simulations are carried out with 2D Sentaurus TCAD simulation tool. BTBT model, bandgap narrowing model, Shockley–Read–Hall (SRH) model, drift-diffusion current transport model, Auger recombination, Lombardi mobility model is used for simulations to attain optimised results [26]. Table 1 shows the list of device simulation parameters.

3. Simulation results and discussion: This section represents the performance of RF and linearity characteristics.

3.1. Performance analysis of RF characteristics: The effect of parasitic capacitance is important to consider when a device works at a higher frequency. This parasitic capacitance is responsible for circuit oscillation at high-frequency which results in signal distortion. Therefore, these capacitances must be suppressed to reduce the signal distortion. As compared to other capacitances, C_{gd} play a crucial role to degrade the device performance. Therefore, it must be suppressed.




Fig. 1 Schematic diagram of
a HDB VTFET ($L_{BH} = 60$ nm)
b UCD-HDB VTFET ($L_{BH} = 70$ nm)
c CD-HDB VTFET ($L_{BH} = 80$ nm)

Transconductance (g_m) demonstrates the amplification capability of the device and can be formulated as

$$g_m = g_{m1} = \frac{\partial I_{ds}}{\partial V_{gs}} \text{ (A/V)} \quad (1)$$

where I_{ds} is the drain current and V_{gs} is the gate voltage. Comparison of transconductance for different BOX length

devices is shown in Fig. 2a. UCD-HDB VTFET has shown the larger value of transconductance.

Fig. 2b shows that as a potential barrier at source-channel region decreases, it results in a decrease of C_{gs} with increase in V_{gs} . In HDB VTFET and UCD-HDB VTFET, C_{gs} is comparatively similar and higher in a comparison to CD-HDB VTFET owing to the presence of low- k BOX below the source and underlapped source-channel regions.

On the other hand, C_{gd} increases with increase in V_{gs} as a result of enhancing the potential barrier at the channel-drain region as depicted in Fig. 2c. In HDB VTFET and UCD-HDB VTFET, C_{gd} is comparatively similar and lower than CD-HDB VTFET owing to the presence of high- k BOX below the drain and underlapped channel-drain regions. It is noticed that HDB VTFET and UCD-HDB VTFET attained a slightly smaller value of total capacitance than CD-HDB VTFET as clarified in Fig. 2d, which is essential to reduce signal distortion.

To use the device for wireless applications, other RF parameters in terms of f_T , GBP, τ , TFP and TGF are also calculated. Fig. 3a demonstrates the changes in f_T with respect to V_{gs} . f_T is expressed as the frequency at which device operates and makes the short-circuit current gain falls to unity and calculated as

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})} \quad (2)$$

HDB VTFET and UCD-HDB VTFET have almost similar and higher value of f_T as a result of the higher value of g_m than CD-HDB VTFET as observed in Fig. 3a. GBP is computed for certain DC gain of ten and calculated as

$$\text{GBP} = \frac{g_m}{20\pi C_{gd}} \quad (3)$$

GBP plays an important role to offer the trade-off between bandwidth and gain for a given device. Fig. 3b depicts that higher value of GBP is obtained in HDB VTFET than UCD-HDB VTFET and CD-HDB VTFET as a result of a decrease in the value of C_{gd} . Another prominent parameter τ plays a vital role in RF circuits. It measures the time required by the charge carriers to travel the distance between source and drain regions and decides the switching speed. τ variation with V_{gs} is depicted in Fig. 3c. It is the reciprocal of f_T and formulated as

$$\tau = \frac{1}{2\pi f_T} \quad (4)$$

From the above equation, it can be observed that higher switching speed leads to a better response to the device. Thus, it can be noticed in Fig. 3c that better switching speed is obtained in HDB VTFET and UCD-HDB VTFET than CD-HDB VTFET. Further, TFP is another key parameter to

Table 1 Device simulation parameters

Parameter	HDB VTFET	UCD-HDB VTFET	CD-HDB VTFET
channel thickness (t_{si}), nm	10	10	10
BOX thickness (t_{box}), nm	8	8	8
oxide thickness (t_{ox}), nm	2	2	2
drain length (L_D), nm	50	50	50
channel length (L_C), nm	20	20	20
source length (L_S), nm	80	80	80
SiO ₂ BOX length (L_{BS}), nm	110	100	90
HfO ₂ BOX length (L_{BH}), nm	60	70	80
work function (ϕ_{M2}), eV	5.93	5.93	5.93
work function (ϕ_{M3}), eV	3.9	3.9	3.9
work function (ϕ_{M1}), eV	4.8	4.8	4.8
channel concentration (N_C), cm ⁻³	5×10^{15}	5×10^{15}	5×10^{15}
drain concentration (N_D), cm ⁻³	5×10^{18}	5×10^{18}	5×10^{18}
source concentration (N_A), cm ⁻³	5×10^{20}	5×10^{20}	5×10^{20}




Fig. 2 Variation of

- a g_m
- b C_{gs}
- c C_{gd}
- d C_{gg} with respect to the gate voltage

analyse the device behaviour for high-speed designs and is defined as

$$TFP = \left(\frac{g_m}{I_{ds}} \right) \times f_T \quad (5)$$

HDB VTFET and UCD-HDB VTFET have higher values of TFP than CD-HDB VTFET due to higher g_m as illustrated in Fig. 3d. TGF, also known as device efficiency, refers to the device ability to transform DC parameter (drain current) into AC parameter (g_m) and is calculated as

$$TGF = \frac{g_m}{I_{ds}} \quad (6)$$




Fig. 3 Variation of

- a f_T
- b GBP
- c Transit time
- d TFP
- e TGF with respect to the gate voltage

The comparative plot of device efficiency is shown in Fig. 3e, where CD-HDB VTFET indicates higher efficiency than HDB VTFET and UCD-HDB VTFET.

3.2. Performance estimation of linearity characteristics: Linearity parameters are important for analysing device performance for RFIC designed system at the high-frequency regime.

The distortion must be minimum in the output signal over the required input voltage range for a system to be sustainable at high frequencies. The important parameters for linearity analysis of device are a third-order derivative of transconductance (g_{m3}) second-order voltage intercept point (VIP_2), third-order voltage intercept point (VIP_3), third-order intermodulation intercept point (IIP_3), third-order intermodulation distortion (IMD_3) and 1-dB compression point [27] which can be defined as below:

$$VIP_2 = 4 \times \frac{g_{m1}}{g_{m2}} \quad (7)$$

$$VIP_3 = \sqrt{24 \times \frac{g_{m1}}{g_{m3}}} \quad (8)$$

$$IIP_3 = \frac{2}{3} \times \frac{g_{m1}}{g_{m3} \times R_s} \quad (9)$$

$$IMD_3 = R_s [4.5 \times (VIP_3^3) \times g_{m3}]^2 \quad (10)$$

$$1\text{-dB} = 0.22 \sqrt{\frac{g_{m1}}{g_{m2}}} \quad (11)$$

where $R_s = 50 \Omega$ is considered and $g_{mn} = \left(\partial^n I_{ds} / \partial V_{gs}^n \right)$, $n = 1, 2, 3, \dots$

At first, g_{m2} and g_{m3} are discussed which may interfere with the frequency and leads to non-linearity. In this concern, g_{m3} is assumed to be a dominant parameter as compared to g_{m2} . Hence, the amplitudes of g_{m2} and g_{m3} must be smaller for the suppression of non-linear distortions in the output signal, because it is the main reason for distortion. Fig. 4a illustrates the lower peak value of g_{m2} for CD-HDB VTFET and UCD-HDB VTFET as compared to HDB VTFET. Fig. 4b demonstrates that HDB VTFET and CD-HDB VTFET give a lower peak value of g_{m3} as compared to CD-HDB VTFET.

In VIP_2 , first and second order harmonics are equal. Fig. 5a shows the amplitude of VIP_2 of UCD-HDB VTFET is higher at low V_{gs} in comparison to HDB VTFET and CD-HDB VTFET which is required to attain the high linearity. In VIP_3 , the first and third harmonics are equal. Fig. 5b depicts the higher peak




Fig. 4 Variation of
a g_{m2}
b g_{m3} with respect to the gate voltage

value of VIP_3 of CD-HDB VTFET than HDB VTFET and UCD-HDB VTFET which results in a higher degree of linearity. The comparative graph of IIP_3 is demonstrated in Fig. 5c, where IIP_3 is higher for CD-HDB VTFET. Another important linearity parameter is IMD_3 in which the first and third harmonics are equal. It gives the degeneracy in the communication system. Fig. 5d shows the minimal value of IMD_3 with V_{gs} for CD-HDB




Fig. 5 Variation of
a VIP_2
b VIP_3
c IIP_3
d IMD_3
e 1-dB compression point with respect to the gate voltage

VTFET than HDB VTFET and UCD-HDB VTFET which is necessary for a distortion-free communication system. 1-dB compression point gives the minimal value of input power from its model value to drop the gain by 1-dB. Fig. 5e illustrates the higher peak value of 1-dB compression point of UCD-HDB VTFET at lower gate voltage which is responsible to attain lower distortion and higher linearity.

4 Conclusion: The first time, the concept of HDB in air-bridge based VTFET is used to investigate the RF and linearity performance. It is observed that the RF performance of HDB VTFET and UCD-HDB VTFET is almost similar and better than CD-HDB VTFET. On the other hand, linearity analysis of VIP₃, IIP₃, IMD₃ for CD-HDB VTFET is superior due to a smaller value of g_{m3} which results in higher device efficiency. The lower value of g_{m2} offers the superior performance of VIP₂ and 1-dB compression point for UCD-HDB VTFET. These results reveal that high- k dielectric underlapped below channel region does not affect much the RF performance but results in higher linearity due to a minimal value of second-order transconductance (g_{m2}). Therefore, this device is a significant choice for mixed-signal SOC applications.

5 References

- [1] Upasana R.N., Saxena M., Gupta M.: 'Linearity and analog performance realization of energy-efficient TFET-based architectures: an optimization for RFIC design', *IETE Tech. Rev.*, 2016, **33**, (1), pp. 23–28
- [2] Baral B., Biswal S.M., De D., *ET AL.*: 'Effect of gate-length downscaling on the analog/RF and linearity performance of InAs-based nanowire tunnel FET', *Int. J. Numer. Model., Electron. Netw. Devices Fields*, 2017, **30**, pp. 1–10, doi: 10.1002/jnm.2186
- [3] Dash S., Lenka A.S., Jena B., *ET AL.*: 'Impact of source pocket doping on RF and linearity performance of a cylindrical gate tunnel FET', *Int. J. Numer. Model., Electron. Netw. Devices Fields*, 2017, **31**, pp. 1–14, doi: 10.1002/jnm.2283
- [4] Lee H.K., Choi W.Y.: 'Linearity of hetero-gate-dielctric tunneling field-effect transistors', *J. Semicond. Technol. Sci.*, 2013, **13**, (6), pp. 551–555, doi: 10.5573/JSTS.2013.13.6.551
- [5] Ionescu A.M., Riel H.: 'Tunnel field effect transistors as energy efficient electronic switches', *Nature*, 2011, **479**, pp. 329–337
- [6] Avci U.E., Morris D.H., Young I.A.: 'Tunnel field-effect transistors: prospects and challenges', *IEEE J. Electron Devices Soc.*, 2015, **3**, (3), pp. 88–95
- [7] Singh S., Kondekar P.N.: 'Dopingless super-steep impact ionisation MOS (dopingless-IMOS) based on work-function engineering', *Electron. Lett.*, 2014, **50**, (12), pp. 888–889
- [8] Kumar M.J., Janardhanan S.: 'Doping-less tunnel field effect transistor: design and investigation', *IEEE Trans. Electron Devices*, 2013, **60**, (10), pp. 3285–3290
- [9] Juyal R., Chauhan S.S.: 'TCAD simulation of Germanium source dopingless tunnel FET'. Proc. IEEE Int. Conf. on Advance in Computing, Communication and Automation, Dehradun, Uttarakhand, India, 8–9 April 2016
- [10] Sharma N., Chauhan S.S.: 'Dual metal drain Ge-source dopingless TFET with enhanced turn-ON steep subthreshold swing and high ON-current', *Electron. Lett.*, 2017, **53**, (14), pp. 960–962
- [11] Singh G., Amin S.I., Anand S., *ET AL.*: 'Design of Si_{0.5}Ge_{0.5} based tunnel field effect transistor and its performance evaluation', *Superlattices Microstruct.*, 2016, **92**, pp. 143–156
- [12] Chauhan S.S., Sharma N.: 'Enhancing analog performance and suppression of subthreshold swing using hetero-junctionless double gate TFETs', *Superlattices Microstruct.*, 2017, **112**, pp. 257–261
- [13] Choi W.Y., Lee H.K.: 'Demonstration of hetero-gate-dielectric tunneling field effect transistors (HG TFETs)', *Nano Converg.*, 2016, **3**, pp. 1–15, doi: 10.1186/s40580-016-0073-y
- [14] Choi W.Y., Lee W.: 'Hetero-gate-dielectric tunneling field-effect transistors', *IEEE Trans. Electron Devices*, 2010, **57**, (9), pp. 2317–2319
- [15] Cui N., Liang R., Wang J., *ET AL.*: 'Lateral energy band profile modulation in tunnel field effect transistors based on gate structure engineering', *AIP Adv.*, 2012, **2**, pp. 022111(1)–022111(16), doi: 10.1063/1.4705398
- [16] Li Y.C., Zhang H.M., Hu H.Y., *ET AL.*: 'Double-gate tunnel field-effect transistor: gate threshold voltage modeling and extraction', *J. Cent. South Univ.*, 2014, **21**, pp. 587–592
- [17] Kim S.H., Kam H., Hu C., *ET AL.*: 'Germanium-source tunnel field effect transistors with record high I_{ON}/I_{OFF}'. VLSI Symp. Technical Digest, Honolulu, HI, USA, 2009, pp. 178–179
- [18] Zhou G., Lu Y., Li R., *ET AL.*: 'Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate', *IEEE Electron Device Lett.*, 2011, **32**, (11), pp. 1516–1518
- [19] Seema, Chauhan S.S.: 'Design of vertical double gate tunnel field effect transistor using HDB and its performance estimation', *Superlattices Microstruct.*, 2018, **117**, pp. 1–8
- [20] Seema, Chauhan S.S.: 'A new design approach to improve DC, analog/RF and linearity metrics of vertical TFET for RFIC design', *Superlattices Microstruct.*, 2018, **122**, pp. 286–295, doi: 10.1016/j.spmi.2018.07.036
- [21] Raad B.R., Sharma D., Kondekar P., *ET AL.*: 'DC and analog/RF performance optimisation of source pocket dual work function TFET', *Int. J. Electron.*, 2017, **104**, (12), pp. 1992–2006
- [22] Asthana P.K.: 'High-performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply', *J. Semicond.*, 2015, **36**, (2), pp. 024003(1)–024003(6)
- [23] Anju T. S., Nigam K., Pandey S., *ET AL.*: 'Investigation of gate material engineering in junctionless TFET to overcome the trade-off between ambipolarity and RF/linearity metrics', *Superlattices Microstruct.*, 2017, **104**, pp. 1–9, doi: 10.1016/j.spmi.2017.03.059
- [24] Sahay S., Kumar M.J.: 'Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using heterodielectric BOX', *IEEE Trans. Electron Devices*, 2015, **62**, (11), pp. 3882–3886
- [25] Mallik A., Chattopadhyay A., Guin S., *ET AL.*: 'Impact of a spacer-drain overlap on the characteristics of a silicon tunnel field-effect transistor based on vertical tunneling', *IEEE Trans. Electron Devices*, 2013, **60**, (3), pp. 935–943
- [26] Sentarus Device User Guide: Available at: <http://www.synopsys.com>
- [27] Madan J., Chaujar R.: 'Interfacial charge analysis of heterogeneous gate dielectric-gate all around-tunnel FET for improved device reliability', *IEEE Trans. Device Mater.*, 2016, **16**, (2), pp. 227–234