



NREL National Renewable Energy Laboratory

Innovation for Our Energy Future

A national laboratory of the U.S. Department of Energy
Office of Energy Efficiency & Renewable Energy

2008 Solar Annual Review Meeting

Session: Wafer Silicon

Organization: National Renewable Energy Lab

Funding Opportunity: NREL Core Program



Qi Wang

qi_wang@nrel.gov

Ph: 303-384-6681

NREL/PR-520-43200

Presented at the Solar Energy Technologies Program (SETP) Annual Program Review Meeting held
April 22-24, 2008 in Austin, Texas



NREL is operated by Midwest Research Institute • Battelle

Budget and Solar America Initiative Alignment



Wafer Si NREL

Project Beginning Date	FY07 Budget	FY08 Budget	Total Budget
10/1/07	\$2.42 millions	\$ 1.912 millions	\$ 4.34 millions

- This project supports the Solar America Initiative by working on
 - Wafer Si accounts for 92% world-wide solar cell production
 - Research to fill the industry R&D pipeline for the issues in wafer Si
 - Development of industry collaborative research
 - Improvement of NREL tools and capabilities
 - Strengthen US wafer Si research


Project Overview: Two Roadmaps



High efficiency
single c-Si



Low cost
mc-Si: casting and ribbon



Common to both roadmaps

Interconnect, packaging, reliability,
process diagnostics and modeling,
and reduced Si consumption

Project Alignment with Technology Roadmap



What needs in the Technology Roadmap are your project responding to?

What approaches are you using to address those needs?

Need	Significance
------	--------------

single c-Si

2. Surface passivation	Lower surface recombination is needed to yield cell efficiencies > 25%.
3. Light management for thin cells	Thinner cells need very effective light-trapping and reduced metallization shadowing.
4. Low recombination contacts	High efficiencies require metallization schemes for low recombination contacts.

mc-Si

1. Bulk defect engineering & passivation	Identify performance-limiting mechanisms in cells made from current c-Si feedstock materials. It will provide a pathway to using lower-cost feedstock and higher efficiency on lower-cost cells.
3. Solar-quality feedstock	Reduce cost of Si materials in cell without hurting efficiency.

Our approach

a-Si/c-Si surface passivation and high efficiency SHJ solar cells

Uniform pyramid, nano feature surface, AR coating and infrared enhancement

Study metal to doped $\mu\text{c-Si}$ and TCO contacts

a-SiNx and a-Si passivation and Hydrogenation at high temperature

Evaluate solar Si feedstock

Project Update



2007

Planned work since last Program Review

Si Heterojunction solar cells

Measurement and characterization

3" CZ Grower

Si Heterojunction solar cells

Surface and bulk passivation

Black Si and solar cells

Interdigitated/heterojunction solar cell

Direct-writing to contacts

Novel TCO for c-Si solar cell

18th c-Si workshop

Status

Meet FY07 milestone of 19%

Successful c-Si WS & support industry

Place order on March, 2008

Working on increase Jsc and large area cell in Si cluster tool
Waiting for Si cluster tool

Master black surface preparation and work on solar cell

Mask and design near complete

narrow line and high conductivity on solar cells

Anticipated 9/2007

8/3-6/08 Vail, CO

2008

Project Update



Silicon Heterojunction solar cell

19.1% on *p*-type FZ c-Si
18.7% on *p*-type CZ c-Si

Metal

a-Si (p+/n+)
a-Si (i)


c-Si (n/p) wafer

a-Si (i)
a-Si (n+/p+)

Metal

c-Si sandwich
between thin Si
layers

- Meet FY07 19% milestone
- FY06: 18.2%,
 - FY07: 19.1%
 - FY08: 18.7% on CZ wafer



- FY07 work area :
- Back contact to increase FF
 - Textured c-Si and cleaning
- FY 08 work area:
- Large area SHJ solar cells
 - Increase red absorption

Project Update

Surface and bulk passivation

a-Si:H or a-SiN_x:H
using PE-, HW-, VHF-CVD

Evaluation

Lifetime: ~ 1 ms
Surface velocity: ~15 cm/s
H-profile

Compare
as grow vs. annealing



Project Update – Inkjet Contacts for Si Solar Cells




Progress	1 st gen	2 nd gen	Now	Next
Line thickness:	10 μm	15 μm	10 μm	15 μm
Line width:	400 μm	250 μm	80 μm	<100 μm
Dep. temperature :	180°C	180°C	180°C	180°C
Ann. temperature:	850°C	850°C	750°C	<750°C
Cell efficiency	8%	8%	13%+	15%+


AR-coated Si substrates from Evergreen Solar

Contact
Resistance
7 m Ω

Multi-layer printing of Ag showing constant line width with increasing thickness



Inkjet printed burn through and Ag contacts ~50 μm wide and 10 μm thick





Si materials

Evaluation

Si




Ingot



Wafer



Si analysis



Solar cell



Solar Si

EG-Si

Mixed-

Si

3" CZ

Grower

Casting?

Wire?

ID saw

Structure

Defects

Impurities

Electronic

Diffused

SHJ

Back-interdigitated

Passivation

Contacts

Light mgmt

Obstacle Discussion



Barriers encountered or anticipated
that may inhibit success of programs

- Lack of proper equipments and sufficient staff
 - Current equipment is about 20 years old
- How to transfer laboratory cell to production
 - Scale up