

Low-Power and High-Speed Technique for logic Gates in 20nm Double-Gate FinFET Technology

A Priydarshi¹, M K Chattopadhyay²

¹School of Nanotechnology, RGPV Bhopal

²School of Electronics, Devi Ahilya University Indore

¹achintyapriydarshi@gmail.com

²mkorwal@yahoo.com

Abstract : The FinFET is the leading example of multigate MOSFETS to substitute conventional single gate MOSFETS for ultimate scaling [1]. The FinFET structure is a combination of a thin channel region and a double gate to suppress the short channel effects (SCEs) and V_{th} variation [2]. By using FinFET, figure of merits viz. I_{ON} , I_{OFF} , output resistance, propagation delay, noise margin and leakage power, can be improved for ultra low power and high performance applications[3].

In this paper, a new high speed low power dynamic circuit design technique has been proposed using 20nm FinFETs. By applying the appropriate clock and sleep signal to the back gates of the FinFETs, the proposed circuit can efficiently control the dynamic power. During the pre-charging period, V_{th} of PMOS is controlled low so that a fast precharging can occur;

Keywords- Power dissipation, Delay, PDP, CMOS families- AVL, Domino and Body Bias technique.

1. Introduction

The FinFET (Fig.1.1) is the leading example of multigate MOSFETS to substitute conventional single gate MOSFETS for ultimate scaling [1]. The FinFET technology has been proposed by ITRS as a possible scaling path for low power and high performance CMOS technologies [2]. The FinFET structure is a combination of a thin channel region (which eliminates subsurface leakage path) with a double gate structure (which increases the capacitive coupling between the gate and the channel) to suppress the short channel effects (SCEs) and V_{th} variation [3].

The channel of FinFET is a slab (fin) of undoped silicon perpendicular to substrate. At least two sides of the fin are wrapped around by oxide simultaneously so that the active regions are broken up into several fins and a gate overlaps the channel region of the fin on either side. Consequently increased electrostatic control of gate over channel causes very high I_{ON} / I_{OFF} ratios. In device designing the design parameters such as retrograde channel doping profile, length, width and height of the gated channel are important for improving the performance of the device. The leakage and delay of the device can be improved by taking less steep retrograde channel doping profile [4].






Fig.1.1 : Symbol Double-Gate FinFET

Gate control of the channel potential can be enhanced by gating of the channel sidewall surfaces to suppress SCEs and, hence variability. Thus the FinFET can achieve superior electrostatic integrity (hence, scalability), as compared with other conventional MOSFETs [5], without requiring the formation of sub-gate length or high aspect ratio feature.

For low power digital circuit applications, the figure of merit are propagation delay, noise margin and power delay product (PDP). But the low ON current and very high gate drain capacitance [4-5] are the factors responsible for a poor digital circuit performance. Therefore, in this regard, FinFET can be used to overcome the low ON current, and reducing gate drain capacitance for improving switching activity [6-8]. Therefore, by using FinFET, figure of merits such as I_{ON} , I_{OFF} , output resistance, propagation delay, noise margin and leakage power, can be improved for ultra low power and high performance applications[9].

2. Implementation of Inverter

2.1 Implementation of Domino inverter

A standard FinFET based domino logic circuit shown in Fig. 2.1 consists of an n-type dynamic logic block. During pre-charge, the output of the dynamic gate is charged to VDD and the output of the inverter is set to 0. During evaluation, the inverter makes conditional transition from 0 to 1. If the output of the domino gate is fed to other domino gates, then it must be ensured that all inputs are set to 0 at the end of the pre-charge phase and the transitions during evaluation are only 0 to 1[10]. Hence the dynamic node discharges only when the previous stage evaluates to 1.

2.2 Implementation of AVL inverter

To verify the functionality and benefit of AVL technique in domino logic, domino inverter as shown in Fig.2.3 is considered for simulation and is implemented in 20nm technology using CADENCE SPECTRE simulator with a supply voltage of $VDD = 1V$ [12-15]. The advantage of using AVL circuit is that the load circuits can operate quickly when they are in active mode due to the increase in drain




Fig. 2.1: Schematic of Domino inverter




Fig. 2.2: Output of Domino inverter




Fig. 2.3: Schematic of AVL inverter




Fig. 2.4: Output of AVL inverter

-source current as the AVL circuit supplies the maximum drain-source voltage V_{DS} to the on-MOSFETS through on-switches.

On the other hand, during standby mode, it supplies a slightly lower voltage through the weakly-on switches. Hence the sub-threshold leakage current of the off-FinFET decrease and the standby power gets reduced. It also produces high noise immunity. During normal mode of operation, the control signal sleep is low and the transistor PMOS is ON and NMOS is cutoff. Hence a voltage V_{DD} appears across the circuit. That is $V_{DC} = V_{DD}$. But in standby mode, sleep is high turning off transistor PMOS and NMOS is turned ON. So V_{DD} is applied to the load circuit through three weakly-on NMOS transistors. Hence the output voltage of the AVL circuit gets reduced, which reduces the leakage current of the circuit [16].

2.3 Implementation of proposed inverter

In the proposed method (fig. 2.5) to reduce the delay, and power dissipation as well as to improve the noise margin we have used Body Biasing technique with AVL circuit technique. In this method we have taken Domino inverter with AVL circuit and body biasing. Here the back gate of FinFET is connected to the clock. The simulations are performed using Tanner CADENCE Tools at 20 nm technology. The advantage of using AVL circuit is that load circuit will operate quickly when they are in active mode due to increase in drain source current but in standby mode due to less drain source voltage, threshold voltage will increase which reduces the leakage current, through the circuit[14].




Fig. 2.5: Schematic of proposed inverter




Fig. 2.6: Output of proposed inverter




Fig. 3.7: Graphical comparison of parameters

Table 3.1: Performance Parameter Results (at VDD=1v, Temperature =27⁰ c)

Logic Techniques	Average dynamic power consumption(nw)	Delay(ps)	Power-delay product (10 ⁻¹⁸ J)
Domino inverter	448	9.52	4.26
AVL inverter	117	24.26	2.83
Proposed inverter	129.9	11.1	1.44

3. Implementation of Nand Gate

3.1 Implementation of Domino NAND

A standard domino NAND logic circuit consists of an n-type dynamic logic block. Fig. 3.1 shows schematic of domino NAND logic gate. During pre-charge, the output of the dynamic gate is charged to VDD and the output of the inverter is set to 0. During evaluation, the inverter makes conditional transition from 0 to 1. If the output of the domino gate is fed to other domino gates, then it must be ensured that all inputs are set to 0 at the end of the pre-charge phase and the transitions during evaluation are only 0 to 1[15]. Hence the dynamic node discharges only when the previous stage evaluates to 1.




Fig. 3.1: Schematic of Domino NAND




Fig. 3.2: Output of Domino NAND

3.2 Implementation of AVL NAND

The advantage of using AVL circuit is that the load circuits can operate quickly when they are in active mode due to the increase in drain-source current as the AVL circuit supplies the maximum drain-source voltage V_{DS} to the on-MOSFETS through on-switches. NAND circuits are the sub-circuits that are mostly used in various circuit especially-Arithmetic circuits (Full adder and multipliers), Compressors, Comparators, Parity checkers, Code converters, Error-detecting or Error-correcting codes and Phase detector. The performance of complex logic circuit is enhanced by the individual performances of the NAND-NOR circuits [20]. Several designs are available to realize the NAND function using different logic styles [11]. The proper selection of NAND circuit can add to the performance of large number of circuits. It optimizes the design for reduced delay, lesser PDP and lesser degradation on output voltage level. The aim to design NAND gate is to obtain low power consumption and delay in the critical path and full output voltage swing with less number of transistors to implement it [10].

3.3 Implementation of proposed NAND gate

Figures 3.5 show the proposed method for designing dynamic NAND circuits using FinFET, in which V_{th} depends on the back gate voltage. For a NMOS FinFET, a high V_{Gb} makes V_{th} low and a low V_{Gb} makes V_{th} high [11]. For a PMOS FinFET, the reverse scenarios are applicable. Usually the inputs of the circuits are connected to the front and back gates. For a NMOS FinFET, if the input is high, then V_{th} will be reduced by a high V_{gb} (gate voltage of the back gate) to make a fast signal transition [13]. If the input is low, then V_{th} will be high due to a low V_{gb} . However by connecting the front and back gates together more leakage current will be generated in the presence of many high input states (this occurs because these inputs make V_{th} low).




Fig. 3.3: Schematic of AVL NAND




Fig. 3.4: Output of AVL NAND




Fig. 3.5: Schematic of proposed NAND




Fig. 3.6: Output of proposed NAND

4. Implementation of Nor Gate

4.1 Implementation of Domino NOR

A standard domino circuit consists of an n-type dynamic logic block as shown in Fig. 4.1. During pre-charge, the output of the dynamic gate is charged to VDD and the output of the inverter is set to 0. During evaluation, the inverter makes conditional transition from 0 to 1. If the output of the domino gate is fed to other domino gates, then it must be ensured that all inputs are set to 0 at the end of the pre-charge phase and the transitions during evaluation are only 0 to 1. Hence the dynamic node discharges only when the previous stage evaluates to 1 and a high fan-out is achieved.

Table 3.1: Performance Parameter Results (at VDD=1v, Temperature =27⁰ c)

Logic Techniques	Average dynamic power consumption(nw)	Delay(ps)	Power-delay product(10^{-18} J)
Domino NAND	98.99	2.98	294.91
AVL NAND	21.87	28.12	614.98
Proposed NAND	26.1	3.04	79.34




Fig. 3.7: Graphical comparison of parameters




Fig. 4.1: Schematic of Domino NOR




Fig. 4.2: Output of Domino NOR

4.2 Implementation of AVL NOR

To verify the functionality and benefit of AVL technique in domino logic, domino NOR as shown in Fig. 5.3 is considered for simulation and is implemented in 20nm technology using SPECTRE simulator with a supply voltage of $V_{DD} = 1V$. The advantage of using AVL circuit is that the load circuits can operate quickly when they are in active mode due to the increase in drain-source current as the AVL circuit supplies the maximum drain-source voltage V_{DS} to the on-MOSFETS through on-switches. On the other hand, during standby mode, it supplies a slightly lower voltage through the weakly-on switches. Hence the sub-threshold leakage current of the off-MOS transistors decrease and the standby power gets reduced.

4.3 Implementation of proposed NOR

In this method we have taken domino NOR gate with AVL circuit and body biasing techniques, where the back gate of PMOS FinFET is connected to the clock and the back gate of NMOS connected to its source terminal as shown in Fig. 4.5. In the proposed method to reduce the delay, and power dissipation we have used SG technique with AVL circuit technique. In this method we have taken domino NOR gate with AVL circuit and body biasing. Here the back gate of PMOS and NMOS is connected to the clock. The simulations are performed using SPECTRE simulator at 20 nm technology. The advantage of using AVL circuit is that load circuit will operate quickly when they are




Fig. 4.3: Schematic of AVL NOR




Fig. 4.4: Output of AVL NOR




Fig. 4.5: Schematic of proposed NOR




Fig. 4.6: Output of proposed NOR

Table 4.1: Performance Parameter Results (at VDD=1v, Temperature =27⁰ c)

Logic Techniques	Average dynamic power consumption(nw)	Delay(p s)	Power-delay product(10 ⁻¹⁸ J)
Domino NOR	235.00	3.49	821.32
AVL NOR	40.92	22.11	904.74
Proposed NOR	77.07	12.81	987.26




Fig. 4.7: Graphical comparison of parameters

in active mode due to increase in drain source current but in standby mode due to less drain source voltage, threshold voltage will increase

which reduces the leakage current, through the circuit.

5. Conclusion

We have discussed various logic techniques for low power and high speed FinFET based inverter, NAND gate and NOR gate. A new technique is investigated using Cadence SPECTRE simulator at 20nm node. Our simulation results indicate that on an average, our proposed technique has 68% low dynamic power consumption than the Domino technique and 70% low delay than and AVL technique. We conclude that for low power and high speed application, our proposed technique is better than the Domino and AVL techniques at 20nm FinFET technology.

Acknowledgement

We would like to thank Dr. S.K. Vishvakarma for his support throughout this research work at IIT indore.

Reference

- [1] Colinge J P, FinFETs and other multi-gate transistors, Springer, 2008
- [2] Chiang M H, Kim K, Chaung C T and Tretz C 2006 *IEEE Trans. Electron Devices* **53** 2370
- [3] Tawfik S A and Kursun V 2008 *IEEE Trans. Electron Devices* **55**
- [4] Moselund K E, Ghoneim H, Bjork M T, Schmid H, Karg S, Lortscher E, Riess W and Riel H 2009 in *Proc. Eur. Solid State Device Res. Conf.* 448
- [5] Kang C Y, Choi R, Hussain M M, Wang J, Suh Y J, Floresca H C, Kim M J, Kim J, Lee B H and Jammy R 2007 *Appl. Phys. Lett.* **91** 033511
- [6] Goncalves N F, Deman H J 1983 *IEEE Journal of Solid State Circuits*, **18** 261
- [7] Madhuban K 2000 *5th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2000)* 25-27
- [8] <http://www.computerhistory.org>
- [9] Krambeck R H, Lee C M, Law H S 1982 *IEEE Journal of Solid State Circuits* **SC-17** 614
- [10] Fulde M, Engelst adter J P, Knoblinger G, and Schmitt-Landsiedel D 2007 *Adv. Radio Sci* **5** 287
- [11] Kedzierski J, Jeong M, Kanarsky T, Zhang Y, and Philip Wong H S 2004 *IEEE transactions on electron devices* **51** 2115
- [12] Wang M C 2010 *IAENG Transactions on Engineering Technologies* **4**
- [13] Tawfik S A and Kursun V 2008 *IEEE Transactions On Electron Devices* **55**
- [14] Moradi F, Gupta S K, Panagopoulos G, Wisland D T, Mahmoodi H, and Roy K 2011 *IEEE transactions on electron devices* **58**
- [15] Datta A, Goel A, Cakici R T, Mahmoodi H, Lekshmanan D, and Roy K 2007 *IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems* **26**, 1957
- [16] Sharma D and Vishvakarma S K 2012 *Microelectronics Journal, Elsevier* **43** 358