

Practical steady-state temperature prediction of active embedded chips into high density electronic board

Eric Monier-Vinard¹, Brice Rogie^{1,2*}, Nhat-Minh Nguyen², Najib Laraqi²
Valentin Bissuel¹, Olivier Daniel¹

¹Thales Global Services, 19-21 avenue Morane Saulnier, 78140 Velizy-Villacoublay, France

²Université Paris Ouest, Laboratoire Thermique Interfaces Environnement, 92410 Ville d'Avray, France

* Corresponding Author: brice.rogie@thalesgroup.com

Abstract. Printed Wiring Board die embedding technology is an innovative packaging alternative to address a very high degree of integration by stacking multiple core layers housing active chips. Nevertheless this increases the thermal management challenges by concentrating heat dissipation at the heart of the substrate and exacerbates the need of adequate cooling. In order to allow the electronic designers to early analyse the limits of the in-layer power dissipation, depending on the chip location inside the board, various analytical thermal modelling approaches were investigated. Therefore the buried active chips can be represented using surface or volumetric heating sources according with the expected accuracy. Moreover the current work describes the comparison of the volumetric heating source analytical model with the state-of-art numerical detailed models of several embedded chips configurations, and debates about the need or not to simulate in full details the embedded chips as well as the surrounding layers and micro-via structures of the substrate. The results highlight that the thermal behaviour predictions of the analytical model are found to be within $\pm 5\%$ of relative error and so demonstrate their relevance to model an embedded chip and its neighbouring heating chips or components. Further this predictive model proves to be in good agreement with an experimental characterization performed on a thermal test vehicle. To summarize, the developed analytical approach promotes several practical solutions to achieve a more efficient design and to early identify the potential issues of board cooling.

1. Introduction

The continuous trend towards electronics miniaturization drives innovation in Printed Wiring Board (PWB) technology. Embedding active chips or passive devices helps to save space for ceaseless overpopulated electronic board, as illustrated in Figure 1.




Figure 1: Concept of adding embedded components to conventional board design



This new concept consists in burying thin chips or small passive devices inside laminated build-up layers, or “Core layers”, then to integrate them between conventional multi-layered substrates. Finally, a set of Surface Mounted Devices will be assembled on the in-plane external surfaces of that innovative stack-up.

The adoption of this disruptive technology is going to increase the thermal management challenges by concentrating the heat dissipation at the heart of the organic substrate and exacerbates the need to early define an optimum electronic components placements.

In order to assist the PWB design actors to explore the limits of the power dissipation of embedded electronic components, an analytical model was established to enable a fast insight of the new thermal constraints to be taken into account.

2. Analytical model for single embedded source

That part presents the steady state analytical modeling of an embedded chip within a multi-layered electronic board, which is cooled by coupled convection and radiation heat exchanges.

That problematic was addressed in previous works [1] [2] which have considered buried active chips as surface heating sources.

The current analysis focuses on the modeling of volumetric heating sources with the purpose to improve the accuracy of the proposed analytical approach in particular for small passive devices.

Thus the generalized steady-state three-dimensional governing equation depends on internal heat generation, named q''' :

$$k_x \cdot \frac{\partial^2 T(x, y, z)}{\partial x^2} + k_y \cdot \frac{\partial^2 T(x, y, z)}{\partial y^2} + k_z \cdot \frac{\partial^2 T(x, y, z)}{\partial z^2} + q''' = 0 \quad (1)$$

The board shape is assumed to be a cuboid. The PWB multi-layered structure is replaced by one anisotropic mono-layer having three axis thermal conductivity values, defined as k_x , k_y and k_z .

A smaller parallelepiped shape approximates the embedded chip. Its volumetric heat dissipations are spread in all the direction of the PWB structure, as shown Figure 2.




Figure 2: Three-dimensional heating source account

The dimensions of the heating source in x, y and z directions are respectively L_s , W_s and H_s and x_c , y_c and z_c are the coordinates of the chip centrum.

The external surfaces of the board are submitted to specific uniform heat transfer coefficients according to the Newton's law, named respectively \bar{h}_x , \underline{h}_x , \bar{h}_y , \underline{h}_y , \bar{h}_z and \underline{h}_z

The boundary conditions of the developed model are summarized below.

Board's upper and lower surfaces boundary conditions, for $0 \leq x \leq L$ and $0 \leq y \leq W$:

$$-k_z \cdot \frac{\partial T(x, y, z)}{\partial z} \Big|_{z=0} = -\underline{h}_z \cdot [T(x, y, z) - T_A] \quad (2)$$

$$-k_z \cdot \frac{\partial T(x, y, z)}{\partial z} \Big|_{z=H} = \bar{h}_z \cdot [T(x, y, z) - T_A] \quad (3)$$

The edge boundary conditions have the same form as for the upper and lower surfaces:

$$-k_x \cdot \frac{\partial T(x, y, z)}{\partial x} \Big|_{x=0} = -h_x \cdot [T(x, y, z) - T_A] \quad \text{for } 0 \leq y \leq W \text{ and } 0 \leq z \leq H \quad (4)$$

$$-k_x \cdot \frac{\partial T(x, y, z)}{\partial x} \Big|_{x=L} = \bar{h}_x \cdot [T(x, y, z) - T_A] \quad \text{for } 0 \leq y \leq W \text{ and } 0 \leq z \leq H \quad (5)$$

$$-k_y \cdot \frac{\partial T(x, y, z)}{\partial y} \Big|_{y=0} = -h_y \cdot [T(x, y, z) - T_A] \quad \text{for } 0 \leq x \leq L \text{ and } 0 \leq z \leq H \quad (6)$$

$$-k_y \cdot \frac{\partial T(x, y, z)}{\partial y} \Big|_{y=W} = \bar{h}_y \cdot [T(x, y, z) - T_A] \quad \text{for } 0 \leq x \leq L \text{ and } 0 \leq z \leq H \quad (7)$$

T_A is the ambient temperature. The three-dimensional temperature distribution of an embedded chip in a PWB was solved using conventional Fourier series. The final solution can be written as:

$$T(x, y, z) - T_A = q''' \cdot \sum_{m=0}^{\infty} \sum_{n=0}^{\infty} \sum_{p=0}^{\infty} \frac{|A|_{m,n,p} \cdot |X|_m(x) \cdot |Y|_n(y) \cdot |Z|_p(z) \cdot \lambda_m \cdot \lambda_n \cdot \lambda_p}{\left[k_x \cdot \left(\frac{\epsilon x_m}{L} \right)^2 + k_y \cdot \left(\frac{\epsilon y_n}{W} \right)^2 + k_z \cdot \left(\frac{\epsilon z_p}{H} \right)^2 + \delta_m \cdot \delta_n \cdot \delta_p \right]} \quad (8)$$

Where the Fourier coefficient $|A|_{m,n,p}$ is defined as:

$$|A|_{m,n,p} = \frac{|N_x|_m}{|D_x|_m} \cdot \frac{|N_y|_n}{|D_y|_n} \cdot \frac{|N_z|_p}{|D_z|_p} \quad (9)$$

Its determination is done from the method of orthogonal functions. The axis-integrations are done considering the source dimensions for numerator and the substrate dimensions for the denominator.

Each parameter of $|A|_{m,n,p}$ is detailed in the Appendix A. The axis-profiles are according with:

$$|X|_m(x) = \frac{x \cdot \underline{Bi}_L}{L} \cdot \text{sinc} \left(\epsilon x_m \cdot \frac{x}{L} \right) + \cos \left(\epsilon x_m \cdot \frac{x}{L} \right) \quad \text{where } \epsilon x_m = \alpha_m \cdot L \quad (10)$$

$$|Y|_n(y) = \frac{y \cdot \underline{Bi}_W}{W} \cdot \text{sinc} \left(\epsilon y_n \cdot \frac{y}{W} \right) + \cos \left(\epsilon y_n \cdot \frac{y}{W} \right) \quad \text{where } \epsilon y_n = \beta_n \cdot W \quad (11)$$

$$|Z|_p(z) = \frac{z \cdot \underline{Bi}_H}{H} \cdot \text{sinc} \left(\epsilon z_p \cdot \frac{z}{H} \right) + \cos \left(\epsilon z_p \cdot \frac{z}{H} \right) \quad \text{where } \epsilon z_p = \gamma_p \cdot H \quad (12)$$

\underline{Bi}_L , \underline{Bi}_W and \underline{Bi}_H correspond to the well-known Biot number.

$$\underline{Bi}_L = \frac{h_x \cdot L}{k_x}, \quad \underline{Bi}_W = \frac{h_y \cdot W}{k_y}, \quad \underline{Bi}_H = \frac{h_z \cdot H}{k_z} \quad (13)$$

To respect the initial conditions, the axis-profiles must be equal to zero when the parameters m , n or p are equal to zero and the Biot number non null. This condition is fulfilled by the use of a modified kroenecker function $\lambda_{i>0} = 1$, $\lambda_0 = 0$. δ_i being the typical kroenecker function, $\delta_{i=0} = 1$, $\delta_{i>0} = 0$.

The ϵx_m , ϵy_n and ϵz_p parameters are the roots of the following three transcendental functions:

$$\tan(\epsilon x) = \frac{\epsilon x \cdot (\bar{Bi}_L + \underline{Bi}_L)}{[\epsilon x^2 - \underline{Bi}_L \cdot \bar{Bi}_L]} \quad \text{with } \bar{Bi}_L = \frac{\bar{h}_x \cdot L}{k_x} \quad (14)$$

$$\tan(\epsilon y) = \frac{\epsilon y \cdot (\bar{Bi}_W + \underline{Bi}_W)}{[\epsilon y^2 - \underline{Bi}_W \cdot \bar{Bi}_W]} \quad \text{with } \bar{Bi}_W = \frac{\bar{h}_y \cdot W}{k_y} \quad (15)$$

$$\tan(\epsilon z) = \frac{\epsilon z \cdot (\bar{Bi}_H + \underline{Bi}_H)}{[\epsilon z^2 - \underline{Bi}_H \cdot \bar{Bi}_H]} \quad \text{with } \bar{Bi}_H = \frac{\bar{h}_z \cdot H}{k_z} \quad (16)$$

3. Adiabatic lateral edges assumption

However as in many works [3] [4] about PWB thermal behaviour, the assumption of an insulation of the four lateral edges can be done. Indeed due a very low thickness of electronic board, the heat flowing through the lateral edges is neglected.

A less complex boundary case, where the heat is only removed through the board's upper and lower surfaces was developed. Thus the heat transfer coefficients applied to the four lateral edges are equal to zero.

For that peculiar case, the model could be simplified using a revised set of edge boundary conditions, for $0 \leq x \leq L$, $0 \leq y \leq W$ and $0 \leq z \leq H$:

$$-k_x \cdot \frac{\partial T(x, y, z)}{\partial x} \Big|_{x=0, L} = 0 \text{ and } -k_y \cdot \frac{\partial T(x, y, z)}{\partial y} \Big|_{y=0, W} = 0 \quad (17)$$

The revised x-axis and y-axis transcendental equations depend on two root functions: α and β .

$$\sin(\epsilon x) = \sin(\alpha \cdot L) = 0 \text{ \& \; } \sin(\epsilon y) = \sin(\beta \cdot W) = 0 \rightarrow \alpha_m = \frac{m \cdot \pi}{L} \text{ \& \; } \beta_n = \frac{n \cdot \pi}{W} \quad (18)$$

The derived solution of the temperature distribution for an adiabatic case becomes:

$$T(x, y, z) - T_A = q''' \cdot \sum_{m=0}^{\infty} \sum_{n=0}^{\infty} \sum_{p=0}^{\infty} \frac{A_{m,n,p} \cdot \cos(\alpha_m \cdot x) \cdot \cos(\beta_n \cdot y) \cdot Z_p(z) \cdot \lambda_p}{[k_x \cdot \alpha_m^2 + k_y \cdot \beta_n^2 + k_z \cdot \gamma_p^2 + \delta_m \cdot \delta_n \cdot \delta_p]} \quad (19)$$

Where the new Fourier coefficient $A_{m,n,p}$ is defined as:

$$A_{m,n,p} = \frac{N x_m}{D x_m} \cdot \frac{N y_n}{D y_n} \cdot \frac{|N z|_p}{|D z|_p} \quad (20)$$

The revised constitutive parameters of the Fourier coefficient are detailed in the Appendix B.

4. Calculation corner

Mathcad® software was used to conduct the analytic model calculations. Its various results are defined in the tables by the subscript AM, for Analytic Model.

The upper limits of the truncated Fourier series are computed in respect of the following formulae:

$$M = a \cdot \frac{L}{L_s}, N = a \cdot \frac{W}{W_s} \text{ and } P = a \cdot \frac{H}{H_s} \quad (21)$$

The value of the Fourier's coefficient has been chosen in order to have a high compromise between calculation time and accuracy. The value of the parameter "a" is fixed at 15 in order to guarantee an asymptotic solution, shown Figure 3, as well as to achieve a fast calculation time, less than a minute.




Figure 3: Influence of the parameter "a" on the core temperature of one embedded die

The numerical validations are performed from Computational Fluid Dynamics (CFD) software named Icepak®. The version 17.0 is used. That commercial tool allows us to generate the board lumped or fine realistic models as well as to compute the environment conditions such as conjugated free convection and radiation. These models are designed by the subscript NM for Numerical Model.

5. Test case description

As a proof of concept, a thermal test vehicle was built with the aim of characterizing the thermal behavior of a set of embedded chips as well as to propose a practical calculation technique at the earliest stage of board conception. The vehicle is based on a European standard format for PWB.

By definition, the x-axis length (L) of PWB is 100mm and its y-axis width (W) is 160mm.

The cross-section of the board is a symmetrical stack-up of two conventional 8-layer substrates that sandwich a 5-layer core substrate housing the active chips. The cross section of each substrate is given in Appendix C. The PWB thickness (H) of the final 19-layer structure is equal to 1.13mm.

Three square chips are buried in the core layer, their respective centrum locations are: C1(50mm, 80mm, $H/2$), C2(50mm, 110mm, $H/2$) and C3(58mm, 110mm, $H/2$).

The chips length L_s , width W_s and thickness H_s are respectively equal to 7mm, 7mm and 270 μ m.

6. Fictitious board thermal properties

The PWB is composed of a succession of levels in which high-thermal-conductivity copper layers are alternated with low-thermal-conductivity glass-epoxy layers. This leads to a strongly anisotropic structure with a high in-plane heat spreading capability and a poor cross-plane one.

In the analytical solution, the 19-layer PWB is replaced by an equivalent mono-layer substrate.

Its effective in-plane (k_x and k_y) and cross-plane (k_z) thermal conductivities are computed according to the following formulae:

$$k_x = k_y = \frac{1}{H} \cdot \sum_{i=1}^{nl} [(k_C - k_D) \cdot cc_i + k_D] \cdot t_i \quad \text{and} \quad k_z = H \cdot \sum_{i=1}^{nl} \frac{[(k_C - k_D) \cdot cc_i + k_D]}{t_i} \quad (22)$$

The k_C and k_D parameters are respectively the thermal conductivity of the copper and dielectric materials. Their values are respectively fixed at 380W/m.K and 0.8W/m.K.

The trace areas of the signal layers as well as the thermal via through the dielectric ones are defined by a copper coverage percentage, named cc . The calculated values for thermal test vehicle are declined in Appendix C. The assumed thermal conductivities are 35.3W/m.K for k_x and k_y and 1.17W/m.K for k_z . At the chip body level the copper thermal conductivity is replaced by the silicon one (120W/m.K).

7. Analytical model approach consistency

The assumption of an equivalent linear anisotropic monolayer with one or several volumetric heating sources was compared to a fine detailed representation of each layer of the board.

The average temperature of the chip (\bar{T}) as well as the temperature at the upper surface centrum (T_C) have been monitored and compared for both models (AM and NM).

Concerning the numerical model, the equations of continuity, Navier- Stokes and energy, in still air and active radiation conditions are solved.

8. Single-chip consideration

This case considers only one chip (C1) whose dissipation is fixed at 1.5W (0.11W.mm⁻³).

Table 1 compares the results of the analytic approach with those of the detailed model representation at an ambient temperature of 85°C. The “adiabatic” analytical model, no edges cooling, has been chosen because of the difficulty to quantify properly the edges’ heat transfer coefficients.

Table 1: PWB thermal behaviour submitted to a single volumetric heating source

Board orientation	Die	Analytical Model		Numerical Model		$\Delta\bar{T}$ (%)	ΔT_C (%)
		\bar{T} (°C)	T_C (°C)	\bar{T} (°C)	T_C (°C)		
Horizontal, gravity axis -z	C1	103.3	104.7	103.5	104.1	1.07	3.15
Vertical, gravity axis -y	C1	102.9	104.2	103.1	103.6	1.04	3.29

The “adiabatic” analytic model provides pessimistic results for T_c . The analytic model assumption of a single orthotropic layer enables to detect an overheated chip and so permits to optimize its location or its power load. Moreover, the difference in term of temperature is less than 4% and drops close to 1% for the mean temperature of the die. The difference in term of temperature is less than 0.5% compared with non-adiabatic edges due to a very thin board thickness.

Table 2: Board's heat transfer coefficients evaluation

Board orientation	Model	Equivalent		Convective		Radiative	
		\bar{Z} (Top)	\underline{Z} (Bot)	\bar{Z} (Top)	\underline{Z} (Bot)	\bar{Z} (Top)	\underline{Z} (Bot)
Horizontal, gravity axis -z	AM	12.2	12.2	2.1	2.1	10.1	10.1
	NM	12.8	11.2	2.7	1.1	10.1	10.1
Vertical, gravity axis -y	AM	13.3	13.3	3.3	3.3	10	10
	NM	12.0	12.0	1.9	1.9	10.1	10.1

The heat transfer coefficients for the different surfaces are summarized in Table 2. The coefficients have been computed using for the analytical model an empirical expression, given in Eq.(32) [1], and for the numerical model extracted from the simulation results. Thus, for the horizontal case, the analytical heat transfer coefficient is an average value including the upper and lower board surface.

The radiation heat transfer has a dominant impact on the chip cooling so the influence of the convective effect is weak.

9. Experimental validation of the analytical model for one buried chip

In order to validate the analytical approach, experiments have been carried out for one buried heat source. The orientation of the thermal test vehicle was fixed (vertical, gravity axis -y) whereas the power distributed to the chip was changed.

The following table summarizes the results for two test case configurations: a power distribution of 1.7485W (0.13W.mm⁻³) for an ambient temperature of 22.2°C and a power distribution of 1.9228W (0.15W.mm⁻³) for an ambient temperature of 26°C. The temperature of the projection of the chip on the top board's surface has been recorded with an IR camera. The maximum temperature (T_s) and the average temperature of the surface (\bar{T}_s) are shown in Table 3.

Table 3: PWB thermal behaviour submitted to one volumetric heating source

T_A (°C)	Die	Experimental Data		Analytical Model		$\Delta\bar{T}_s$ (%)	ΔT_s (%)
		\bar{T}_s (°C)	T_s (°C)	\bar{T}_s (°C)	T_s (°C)		
22.2	C1	44.8	45.4	42.7	44.2	9.15	6.14
26.0	C1	47.3	48.5	48.4	50.0	4.94	6.56

The “adiabatic” analytical model seems to agree with the experimental data with an error lower than 10% which is in good agreement with the physical behaviour.

10. Multi-chip consideration

For a set of N_s three-dimensional heating sources embedded inside the PWB, the solution of the temperature distribution is obtained by the superposition principle as shown for adiabatic case:

$$T(x, y, z) - T_A = \sum_{s=1}^{N_s} q_s \sum_{m=0}^M \sum_{n=0}^N \sum_{p=0}^P \frac{A_{m,n,p} \cdot \cos(\alpha_m \cdot x) \cdot \cos(\beta_n \cdot y) \cdot Z_p(z) \cdot \lambda_p}{[k_x \cdot \alpha_m^2 + k_y \cdot \beta_n^2 + k_z \cdot \gamma_p^2 + \delta_m \cdot \delta_n \cdot \delta_p]} \quad (23)$$

Two more embedded chips have been considered, as described in paragraph 5.

Table 4 shows the results of the proposed analytic approach at an ambient temperature of 85°C for chips power distribution of 2W for C1 (0.15W.mm⁻³), 1.5W for C2 (0.11W.mm⁻³) and 2W for C3.

Table 4: PWB thermal behaviour submitted to three volumetric heating sources

Board orientation	Die	Analytical Model		Numerical Model		$\overline{\Delta T}$ (%)	ΔT_C (%)
		\overline{T} (°C)	T_C (°C)	\overline{T} (°C)	T_C (°C)		
Horizontal, gravity axis -z	C1	119.2	121.0	119.1	119.9	0.30	2.97
	C2	124.9	126.2	124.3	124.9	1.49	3.18
	C3	127.0	128.8	126.4	127.3	1.44	3.57
Vertical, gravity axis -y	C1	117.6	119.4	118.1	118.9	1.48	1.31
	C2	123.1	124.4	123.8	124.4	1.98	0.22
	C3	125.2	126.9	125.9	126.8	1.83	0.39

The extracted heat transfer coefficients are summarized in Table 5.

Table 5: Board's heat transfer coefficients evaluation

Board orientation	Model	Equivalent		Convective		Radiative	
		\overline{Z} (Top)	\underline{Z} (Bot)	\overline{Z} (Top)	\underline{Z} (Bot)	\overline{Z} (Top)	\underline{Z} (Bot)
Horizontal, gravity axis -z	AM	13.3	13.3	2.8	2.8	10.4	10.4
	NM	14.2	11.9	3.6	1.3	10.6	10.6
Vertical, gravity axis -y	AM	14.8	14.8	4.4	4.4	10.4	10.4
	NM	13.5	13.5	2.9	2.9	10.6	10.6

As for the mono-chip configuration, the “adiabatic” analytical model is pessimistic for T_C but provides a good temperature map for pre-design matters. The discrepancy remains always under 4%.

11. Conclusion

An analytical approach was updated in order to address the thermal constraints of volumetric heat sources buried into a multi-layer electronic board. The multi-layer board structure is modelled using the assumption of an equivalent mono-layer board having an effective anisotropic thermal conductivity. The edge cooling effects can be considered but the determination of their heat transfer coefficient remains an issue.

The proposed approach appears to be valid for free convection and coupled radiation environment.

This one produces acceptable predictions (error below 5%) when it is compared to a state-of-the-art numerical detailed model. It occurs that an equivalent layer is sufficient enough to model a more complex multi-layered board with micro-vias, whatever the number of buried dies or their locations.

Moreover, the analytical calculation was also compared with experimental data, with a maximum error of 10%, which demonstrates the good agreement of the developed predictive model.

To summarize, the presented analytical approach enables to quickly predict the maximum temperatures of buried heating sources, such as dies but also resistors or inductors, and so to correctly figure out the impact of embedded heating sources on surrounding components.

Appendix A: Functions used for Fourier boundary conditions applied on edge surfaces

$$\frac{|Nx|_m}{|Dx|_m} = \frac{2 \cdot \frac{L_s}{L} \cdot \text{sinc}\left(\frac{L_s}{L} \cdot \frac{\epsilon x_m}{2}\right) \cdot \left[\frac{Bi_L}{L} \cdot \frac{x_c}{L} \cdot \text{sinc}\left(\frac{x_c}{L} \cdot \epsilon x_m\right) + \cos\left(\frac{x_c}{L} \cdot \epsilon x_m\right)\right]}{1 + \text{sinc}(2 \cdot \epsilon x_m) + \left[\frac{1 - \text{sinc}(2 \cdot \epsilon x_m)}{\epsilon x_m^2 + \delta_m^2}\right] \cdot \frac{Bi_L}{L}^2 + 2 \cdot \frac{Bi_L}{L} \cdot \text{sinc}(\epsilon x_m)^2} \quad (\text{A.1})$$

$$\frac{|Ny|_n}{|Dy|_n} = \frac{2 \cdot \frac{W_s}{W} \cdot \text{sinc}\left(\frac{W_s}{W} \cdot \frac{\epsilon y_n}{2}\right) \cdot \left[\underline{Bi}_W \cdot \frac{y_c}{W} \cdot \text{sinc}\left(\frac{y_c}{W} \cdot \epsilon y_n\right) + \cos\left(\frac{y_c}{W} \cdot \epsilon y_n\right)\right]}{1 + \text{sinc}(2 \cdot \epsilon y_n) + \left[\frac{1 - \text{sinc}(2 \cdot \epsilon y_n)}{\epsilon y_n^2 + \delta_n}\right] \cdot \underline{Bi}_W^2 + 2 \cdot \underline{Bi}_W \cdot \text{sinc}(\epsilon y_n)^2} \quad (\text{A.2})$$

$$\frac{|Nz|_p}{|Dz|_p} = \frac{2 \cdot \frac{H_s}{H} \cdot \text{sinc}\left(\frac{H_s}{H} \cdot \frac{\epsilon z_p}{2}\right) \cdot \left[\underline{Bi}_H \cdot \frac{z_c}{H} \cdot \text{sinc}\left(\frac{z_c}{H} \cdot \epsilon z_p\right) + \cos\left(\frac{z_c}{H} \cdot \epsilon z_p\right)\right]}{1 + \text{sinc}(2 \cdot \epsilon z_p) + \left[\frac{1 - \text{sinc}(2 \cdot \epsilon z_p)}{\epsilon z_p^2 + \delta_p}\right] \cdot \underline{Bi}_H^2 + 2 \cdot \underline{Bi}_H \cdot \text{sinc}(\epsilon z_p)^2} \quad (\text{A.3})$$

Appendix B: Functions used for adiabatic boundary conditions on edge surfaces

$$Nx_m = 2 \cdot \frac{L_s}{L} \cdot \text{sinc}\left(\alpha_m \cdot \frac{L_s}{2}\right) \cdot \cos(\alpha_m \cdot x_c) \text{ and } Ny_n = 2 \cdot W_s \cdot \text{sinc}\left(\beta_n \cdot \frac{W_s}{2}\right) \cdot \cos(\beta_n \cdot y_c) \quad (\text{B.1})$$

$$Dx_m = 1 + \text{sinc}(\alpha_m \cdot 2L) \text{ and } Dy_n = 1 + \text{sinc}(\beta_n \cdot 2W) \quad (\text{B.2})$$

Appendix C: Board 19-layer cross-section description

	Layer	Name	ti	cci %
PWB Upper & lower 8-layer substrate	1-21	TOP - BOT	25μm	0.05
	2-20	DIEL1 - DIEL10	60μm	0.001
	3-19	INT2 - INT9	25μm	0.95
	4-18	DIEL2 - DIEL9	60μm	> 0.001
	5-17	INT3 - INT8	25μm	0.05
	6-16	DIEL3 - DIEL8	60μm	> 0.001
	7-15	INT4 - INT7	25μm	0.05
	8-14	DIEL4 - DIEL7	60μm	> 0.001
Core 5-layer substrate	9	INT5	25μm	0.95
	10	DIEL5	65μm	> 0.001
	11	CHIP-DIEL	270μm	0.003
	12	DIEL6	65μm	> 0.001
	13	INT6	25μm	0.95

References

- [1] Monier-Vinard E, Dia C, Bissuel V, Daniel O 2012 Thermal modeling of active embedded chip into high density electronic board, *EUROSIME XIV* 10.1109/ESimE.2012.6191720.
- [2] Monier-Vinard E, Laraqi N, Dia C, Bissuel, Nguyen N 2013 Analytical thermal modeling of multilayered active embedded chips into high density electronic board *Therm. Sci.* **17**(3) 695-706 10.2298/TSCI120826072M
- [3] Culham J R, Yovanovich M M, Lemczyk 2000 Thermal Characterization of Electronic Packages Using a Three-Dimensional Fourier Series Solution *J. Electron. Packag.* **122**(3) 233-9.
- [4] Muzychka Y S, Yovanovitch M M, Culham J R 2006 Influence of geometry and edge cooling on thermal spreading resistance *J. thermophys. heat tr.* **20**(2) 247-55
- [5] Nguyen N, Monier-Vinard E, Laraqi N, Dia C, Bissuel V 2014 Calculation Limits of Homogeneous Effective Thermal Conductivity Approach in Modeling of PCB *Therminic 20th* 10.1109/THERMINIC.2014.6972484
- [6] Monier-Vinard E, Laraqi N, Dia C, Nguyen M, Bissuel V 2015 Analytical modeling of multi-layered Printed Circuit Board dedicated to electronic component thermal characterization, *Sol. St. Electron. J.* **103** 30-9
- [7] Muzychka Y S, Yovanovich M M, Culham J R 2003 Thermal Spreading Resistance of Eccentric Heat Sources on Rectangular Flux Channels *J. Electron. Packag.* **125** 178-85 10.1115/1.1568125
- [8] Brucker A K, Majdalani J 2005 Effective thermal conductivity of common geometric shapes *Int. J. heat mass tr.* **48** 4779-96
- [9] Bazylak A, Djilali N, Sinton D 2006 Natural convection in an enclosure with distributed heat sources *Num. heat tr. A* **49** 655-67
- [10] Lewandowski W M, Kubski P 1983 Methodical Investigation of Free Convection from Vertical and Horizontal Plates *Warme-und Stoffubertragung* **17** 147-54