

# Doubling-resolution analog-to-digital conversion based on PIC18F45K80

Yueyang Yuan, Chongchang Yang

The College of Mechanical Engineering, Dong Hua University, Shanghai 210620, People's Republic of China  
E-mail: sunmoonanfen@163.com

Published in *The Journal of Engineering*; Received on 30th June 2014; Accepted on 30th June 2014

**Abstract:** Aiming at the analog signal being converted into the digital with a higher precision, a method to improve the analog-to-digital converter (ADC) resolution is proposed and described. Based on the microcomputer PIC18F45K80 in which the internal ADC modules are embedded, a circuit is designed for doubling the resolution of ADC. According to the circuit diagram, the mathematical formula for calculating this resolution is derived. The corresponding software and print circuit board assembly is also prepared. With the experiment, a 13 bit ADC is achieved based on the 12 bit ADC module predesigned in the PIC18F45K80.

## 1 Introduction

The analog-to-digital converter (ADC) is usually used for digital signal processing, recording and scientific instruments. The ADC resolution and the signal input range are the primary concern [1, 2]. With the intention to realise a high-resolution ADC output, designers have been making efforts to improve it in circuits, software and so on. So far, a multi-step ADC [3, 4] and an over sampling technique [5, 6] have been applied widely. Besides, Coleman declared a resolution enhancer circuit [7] to pre-scale the input to be within an operable range of ADC. Choi [8] utilised a digital control system to configure two circuits to generate their respective analog value. However, in all of those methods, the input analog signal is the object being processed directly. In this Letter, a new method for increasing the ADC resolution is described, including its circuit, algorithm derivation and software, based on the microcomputer PIC18F45K80.

## 2 Circuit

As illustrated in Fig. 1a, the microcomputer PIC18F45K80 is one of the most widely used microcomputers. Ten 12-bit standard ADC modules are predesigned in it [9]. In this designed circuit, the analog signal input ports RA2 and RA3 are used as ADC external analog reference inputs,  $V_{ref+}$  and  $V_{ref-}$ . The working state of relay RAY<sub>1</sub> is controlled by the output port RC5. A high level '1' in RC5 is to switch on the negative-positive-negative (NPN) triode Q<sub>1</sub>, and low level '0' to switch off the Q<sub>1</sub>. The input port RA0 is configured as the input of the analog signal. The resistances R<sub>1</sub> and R<sub>2</sub> are applied to pre-scale the voltage 'Vdd'. The  $V_{ref+}$  is shifted between 'Vdd' and ' $Vdd \times (R_2/R_1 + R_2)$ '. Synchronously, the  $V_{ref-}$  is shifted between ' $Vdd \times (R_2/R_1 + R_2)$ ' and ' $V_{ss}$ '. The R<sub>3</sub> and R<sub>4</sub> are assigned for current limiting. Capacitors C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub> and C<sub>4</sub> will improve the circuit anti-jamming ability.

The processing described in Fig. 1b provides two groups of different analog references for  $V_{ref+}$  and  $V_{ref-}$ . Firstly, the port RC5 output '0' or '1'. Secondly, the triode Q<sub>1</sub> works in cut off or saturated region. Thirdly, the 'pin2' in the relay 'RAY1' is switched to 'pin3' or 'pin1', and 'pin7' to 'pin6' or 'pin8'. Finally, two groups of analog reference ' $Vdd$ ,  $Vdd \times (R_2/R_1 + R_2)$ ' and ' $Vdd \times (R_2/R_1 + R_2)$ ,  $V_{ss}$ ' are, respectively, configured to  $V_{ref+}$  and  $V_{ref-}$ .

## 3 Algorithm


Depending on Fig. 1a and before description of this circuit, with the outputting of '0' or '1' in the port RC5, the triode Q<sub>1</sub> will work in the cut off or saturated state, and the pin3 and pin6 of RAY<sub>1</sub> or the pin1 and pin8 will be connected to pin2 or pin7. The voltage

of  $V_{ref+}$  and  $V_{ref-}$  will be defined by (1) or (2)

$$\begin{cases} V_{ref-} = V_{ss} \\ V_{ref+} = Vdd \times \frac{R_2}{R_1 + R_2} \end{cases} \quad (1)$$

$$\begin{cases} V_{ref-} = Vdd \times \frac{R_2}{R_1 + R_2} \\ V_{ref+} = Vdd \end{cases} \quad (2)$$

Accordingly, an N-bit analog-to-digital (A/D) operation will be performed in the below steps: in the first step, an ADC output



**Fig. 1** Circuit diagram and control processing

a Circuit diagram

b Control processing

Vdd: 5VDC  $\pm$  1% requested by PIC18F45K80 and digital circuit


Vaa: another 5VDC  $\pm$  1% for analog circuit

Vss: digital ground


Vee: analog ground

AN in: analog input

0/1: low or high-level voltage



a



b

**Fig. 2** Flowchart for A/D operation and the debug windows  
a Flowchart  
b Debugging windows

Debug PCBA is connected to personal computer via a debugger PICKit™3. In ADC watch, the results of ADC are displayed. The programme is edited and simulated under MPLAB IDE v8.56

‘AD1’ expressed in (3) is carried out when the circuit is working with the  $V_{ref+}$  and  $V_{ref-}$  meeting (1). In the second step, another output ‘AD2’ expressed in (4) when the circuit is working with the  $V_{ref+}$  and  $V_{ref-}$  meeting (2). In below equations, the ‘ $V_{in}$ ’ is the voltage of analog signal (see (2) and (3)).

$$AD1 = \begin{cases} \frac{V_{in} - V_{ss}}{V_{dd} \times \frac{R_2}{R_1 + R_2} - V_{ss}} \times (2^N - 1) & V_{in} \in \left[ V_{ss}, V_{dd} \times \frac{R_2}{R_1 + R_2} \right) \\ 2^N - 1 & V_{in} \in \left[ V_{dd} \times \frac{R_2}{R_1 + R_2}, V_{dd} \right] \end{cases} \quad (3)$$

$$AD2 = \begin{cases} 0 & V_{in} \in \left[ V_{ss}, \frac{V_{dd} \times R_2}{R_1 + R_2} \right) \\ \frac{V_{in} - V_{dd} \times \frac{R_2}{R_1 + R_2}}{V_{dd} - V_{dd} \times \frac{R_2}{R_1 + R_2}} \times (2^N - 1) & V_{in} \in \left[ \frac{V_{dd} \times R_2}{R_1 + R_2}, V_{dd} \right] \end{cases} \quad (4)$$

**Table 1** ADC results

| Names                      | Data |      |      |      |      |      |
|----------------------------|------|------|------|------|------|------|
| input, V                   | 0.0  | 1.0  | 2.0  | 3.0  | 4.0  | 5.0  |
| test ADC, $D_{tst}$        | 0    | 1663 | 3365 | 4966 | 6600 | 8190 |
| theoretical ADC, $D_{the}$ | 0    | 1638 | 3276 | 4914 | 6552 | 8191 |
| difference, %              | /    | 1.5  | 2.7  | 1.0  | 0.7  | 0    |

Note:  $D_{the} = (V_{in} - 0)/5 \times (2^{13} - 1)$ . The difference% =  $(D_{tst} - D_{the})/D_{the} \times 100\%$ .

Since  $R_1 = R_2$ , the final output of the ADC is the sum of the first and the second steps, as expressed in (5). Compared with the  $N$ -bit ADC output standard expression [10]  $(V_{in} - V_{ref+}/V_{ref+} - V_{ref-})(2^N - 1)$ , the ‘AD $r$ ’ in (6) is our desired expression. The ‘ $V_{in}$ ’ stands for the analog input. An  $(N + 1)$ -bit ADC (its resolution is  $(V_{ref+} - V_{ref-}/2^{N+1})$ ) is achieved based on the  $N$ -bit ADC (its resolution is  $(V_{ref+} - V_{ref-}/2^N)$ )

$$AD = AD1 + AD2 = \frac{V_{in} - V_{ss}}{V_{dd} - V_{ss}} \times (2^{N+1} - 2) \quad (5)$$

$V_{in} \in [V_{ss}, V_{dd}]$

$$ADr = AD \times \left( 1 + \frac{1}{2^{N+1} - 2} \right) = \frac{V_{in} - V_{ss}}{V_{dd} - V_{ss}} (2^{N+1} - 1) \quad (6)$$

$V_{in} \in [V_{ss}, V_{dd}]$

#### 4 Programming

As described in Fig. 2a, when powered on, the microcomputer will firstly initialise all of registers related to the ADC module including ‘ $V_{ref+} = V_{dd}/2$ ’ and ‘ $V_{ref-} = V_{ss}$ ’. Then A/D operation is enabled. Thereafter, the ADC interrupter carries out the ADC result in time. When A/D conversion is completed every time, the A/D operation is disabled to avoid wrong operation. Then, the A/D operation step is determined for the first step or second step. The ADC result will be calculated out in the second step. Or, in the first step, the ADC result is backed up until being requisitioned in the next step – the second step operation. Correspondingly, the  $V_{ref+}$  and  $V_{ref-}$  are assigned in accordance with (3) and (4). The final result is calculated out with (5) and (6) performed.

#### 5 Tests and results

Based on the designed circuit as described in Fig. 1a, a debug print circuit board assembly (PCBA) is prepared as shown in Fig. 2b. The relay RAY1 is the Omron G6S-2G. Under the environment of MAPLAB IDE v8.56 software, we run the debugger and input the analog signals from 0 V to 5 V  $\pm$  1%. The results are listed in Table 1. Depending on these ADC results, the ADC resolution is doubled as the predesigned 12-bit.

In Table 1, the test ADC ( $D_{tst}$ ) values are the results carried out in the experiment. The theoretical ADC ( $D_{the}$ ) value is calculated out with ‘ $(V_{in} - 0)/5 \times (2^{13} - 1)$ ’. The difference between the test ADC value and the theoretical ADC value is calculated out with

$(D_{1st} - D_{the})/D_{the} * 100\%$ . Owing to the precisions of resistances,  $V_{dd}$  and analog input are  $\pm 1\%$  (total relative error should be  $\pm 3\%$ ), the experimental results of ADC are in the reasonable range.

## 6 Conclusion

A method for doubling an ADC resolution is described based on circuit diagram and a microcomputer with the internal ADC module. An  $N$ -bit ADC resolution is doubled by applying this method.

By applying a 12-bit ADC module integrated in the microcomputer PIC18F45K80, the relevant PCBA and software were designed for experiment, and a 13-bit ADC is realised in the experiment.

## 7 Acknowledgment

This project is supported by the Chinese Universities Scientific Fund (number: 14D310302).

## 8 References

- [1] Singh J., Dabeer O., Madhow U.: 'On the limits of communication with low-precision analog-to-digital conversion at the receiver [J]', *IEEE Trans. Commun.*, 2009, **57**, (12), pp. 3629–3639
- [2] Bardelli L., Poggi G.: 'Digital-sampling systems in high-resolution and wide dynamic-range energy measurements: Comparison with peak sensing ADCs[J]', *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.*, 2006, **560**, (2), pp. 517–523
- [3] Zjajo A.: 'Design and debugging of multi-step analog to digital converters [D]' (Netherlands, Universiteitsdrukkerij Technische Universiteit Eindhoven, 2010)
- [4] Liu S.: 'Reference voltage pre-charge in a multi-step sub-ranging analog-to-digital converter'. U.S. Patent 7,215,274[P], 2007-5-8
- [5] Leung B.: 'The oversampling technique for analog to digital conversion: a tutorial overview [J]', *Analog Integr. Circuits Signal Process.*, 1991, **1**, (1), pp. 65–74
- [6] Gang L., Li-jun Z., Ling L., Feng H.: 'Weak signal detection based on over-sampling and saw-tooth shaped function [J]', *Acta Electron. Sin. (Chin.)*, 2008, **36**, (4), pp. 756–759
- [7] Coleman E.P.Jr.: 'Resolution enhancer circuit for analog to digital converters'. U.S. Patent 5,608,399 [P], 1997-3-4
- [8] Choi J.: 'Control systems having an analog control unit that generates an analog value responsive to a digital value and having twice the resolution of the least significant bit of the digital value and methods of operating the same'. U.S. Patent 6,856,268[P], 2005-2-15
- [9] Brey B.B., Lihui Y., Limei W., Junhua W.: 'Applying PIC18 micro-controllers architecture, programming and interfacing using C and assembly [M]' (China Machine Press, China, Beijing, 2009/04), 1st version
- [10] Shi Y.: 'Fundamentals of digital electronics [M]' (Higher Education Press, China, Beijing, 2006/05), 5th version