

LDO regulator with high power supply rejection at 10 MHz

Khurram Javed and Jeongjin Roh^{a)}

*Department of Communication and Electronics Engineering,
Hanyang University, Ansan, South Korea*

a) jroh@hanyang.ac.kr

Abstract: A new high-frequency power supply rejection (PSR) improvement technique is presented for a low-dropout (LDO) regulator. The proposed technique utilizes a negative capacitance at the gate of the power transistor to enhance the PSR at high frequencies by neutralizing the effect of parasitic capacitances. The simulation results show that the LDO is able to achieve a PSR of -67.9 dB at 10 MHz.

Keywords: low-dropout regulator, power supply rejection, negative capacitance

Classification: Integrated circuits

References

- [1] A. Patel and G. Rincon-Mora: "High power-supply-rejection (PSR) current-mode low-dropout (LDO) regulator," *IEEE Trans. Circuits Syst. II, Exp. Briefs* **57** (2010) 868 (DOI: [10.1109/TCSII.2010.2068110](https://doi.org/10.1109/TCSII.2010.2068110)).
- [2] Y. S. Yuk, *et al.*: "PSR enhancement through super gain boosting and differential feed-forward noise cancellation in a 65-nm CMOS LDO regulator," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **22** (2014) 2181 (DOI: [10.1109/TVLSI.2013.2287282](https://doi.org/10.1109/TVLSI.2013.2287282)).
- [3] C.-J. Park, *et al.*: "External capacitor-less low drop-out regulator with 25 dB superior power supply rejection in the 0.4–4 MHz range," *IEEE J. Solid-State Circuits* **49** (2014) 486 (DOI: [10.1109/JSSC.2013.2289897](https://doi.org/10.1109/JSSC.2013.2289897)).
- [4] S. Yeung, *et al.*: "25 mA LDO with 63 dB PSRR at 30 MHz for WiMAX," *IET Electron. Lett.* **46** (2010) 1080 (DOI: [10.1049/el.2010.1547](https://doi.org/10.1049/el.2010.1547)).
- [5] M. El-Nozahi, *et al.*: "High PSR low drop-out regulator with feed-forward ripple cancellation technique," *IEEE J. Solid-State Circuits* **45** (2010) 565 (DOI: [10.1109/JSSC.2009.2039685](https://doi.org/10.1109/JSSC.2009.2039685)).
- [6] S.-I. Cho, *et al.*: "Capacitive proximity sensor with negative capacitance generation technique," *IET Electron. Lett.* **48** (2012) 1409 (DOI: [10.1049/el.2012.2783](https://doi.org/10.1049/el.2012.2783)).
- [7] H. Mostafa, *et al.*: "Statistical SRAM read access yield improvement using negative capacitance circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **21** (2013) 92 (DOI: [10.1109/TVLSI.2011.2178046](https://doi.org/10.1109/TVLSI.2011.2178046)).
- [8] C. K. Chava and J. Silva-Martinez: "A frequency compensation scheme for LDO voltage regulators," *IEEE Trans. Circuits Syst. I, Reg. Papers* **51** (2004) 1041 (DOI: [10.1109/TCSI.2004.829239](https://doi.org/10.1109/TCSI.2004.829239)).
- [9] V. Gupta, *et al.*: "Analysis and design of monolithic, high PSR, linear regulators for SoC applications," *IEEE Int. Syst. Chip Conf.* (2004) 311 (DOI: [10.1109/ISCC.2004.1318888](https://doi.org/10.1109/ISCC.2004.1318888)).

- [10.1109/SOCC.2004.1362447](https://doi.org/10.1109/SOCC.2004.1362447)).
- [10] E. M. Cherry and D. E. Hooper: “The design of wide-band transistor feedback amplifiers,” *Proc. IEEE* **110** (1963) 375 (DOI: [10.1049/piee.1963.0050](https://doi.org/10.1049/piee.1963.0050)).
 - [11] B. A. Floyd, *et al.*: “WCDMA direct-conversion receiver front-end comparison in RF-CMOS and SiGe BiCMOS,” *IEEE Trans. Microw. Theory Techn.* **53** (2005) 1181 (DOI: [10.1109/TMTT.2005.845742](https://doi.org/10.1109/TMTT.2005.845742)).
 - [12] J. Lee and B. Razavi: “A 40-Gb/s clock and data recovery circuit in 0.18-um CMOS technology,” *IEEE J. Solid-State Circuits* **38** (2003) 2181 (DOI: [10.1109/JSSC.2003.818566](https://doi.org/10.1109/JSSC.2003.818566)).
 - [13] A. Amer and E. Sánchez-Sinencio: “A 140 mA 90 nm CMOS low drop-out regulator with –56 dB power supply rejection at 10 MHz,” *Proc. IEEE Custom Integr. Circuits Conf.* (2010) 1 (DOI: [10.1109/CICC.2010.5617585](https://doi.org/10.1109/CICC.2010.5617585)).

1 Introduction

Owing to the excellent power supply noise rejection, low drop-out (LDO) voltage regulators are commonly used after switching power converters in integrated power management circuits. The LDOs help provide noiseless constant voltage to noise sensitive circuits. These days, the high power-supply rejection (PSR) of LDOs over a wide range of frequencies has become more important due to recent technological advancements, which have led to development of high-frequency operating integrated communication devices [1, 2, 3, 4]. However, the PSR performance of the conventional LDOs degrades after the dominant pole frequency of error amplifier [5]. Several advanced techniques have been developed in past to increase the PSR at high frequencies, including a replica pass transistor technique [3], which improves PSR by making the gate voltage effectively track the supply ripples, and a feed-forward ripple cancellation technique [5], which employs a feed-forward path that replicates the supply ripples at the gate of the power transistor to enhance the PSR by making power transistor overdrive voltage ripple free.

This paper presents an LDO with high PSR. The PSR at low frequencies is improved by increasing the loop gain through wide-bandwidth multiple gain stages, while the major challenge of achieving a high PSR at high frequency is realized by employing a negative capacitance circuit at the gate of the power transistor. The proposed LDO regulator achieves a PSR of –57.9 dB and –67.9 dB at 100 kHz and 10 MHz, respectively.

2 Proposed LDO with negative capacitance

At high frequencies, the power supply ripples are copied to the gate of the power transistor through the gate-to-source parasitic capacitance. An exact replica of the supply ripples at the gate can make the overdrive voltage ripple free and stop the supply ripples flow through the power transistor. However, the presence of other parasitic capacitances attenuates the ripple magnitude at the gate of the power transistor. At high frequency, the gate voltage of a conventional LDO can be given as [3]

$$v_g = \frac{C_{GS}}{C_{GS} + C_{GD} + C_P} v_{dd} \quad (1)$$




Fig. 1. (a) Proposed LDO regulator. (b) Negative capacitance implementation.

where v_g and v_{dd} are the small-signal power transistor gate and power supply ripple voltage, respectively, C_P is the parasitic capacitance of the amplifier output stage, and C_{GS} and C_{GD} are the gate-to-source and gate-to-drain capacitances of the power transistor, respectively. From (1), it is apparent that $v_g < v_{dd}$. This supply ripple attenuation is overcome by proposing the use of a negative capacitance at the gate of the power transistor. Fig. 1(a) shows the architecture of the proposed LDO. It consists of an Error amplifier (A_E), two added small-gain stages (A_1, A_2), a power transistor (M_P), an output capacitor (C_{OUT}) and its equivalent series resistance (R_{ESR}), feedback resistors (R_{F1}, R_{F2}), a feed-forward capacitance (C_{FF}), a negative capacitance (C_{NEG}), and parasitic capacitances (C_P, C_{GS}, C_{GD}). The C_{NEG} is created as a result of Miller effect established by capacitor C_{FB} connected between the input and output of non-inverting amplifier A_N having voltage gain of A_{VN} , as shown in Fig. 1(b). The value of C_{NEG} can be determined by multiplying C_{FB} with $(1 - A_{VN})$ [6]. The negative capacitance can be achieved through this topology by utilizing a high-bandwidth (HBW) amplifier. This HBW is helpful in preventing the negative capacitance turn into the positive capacitance as the gain A_{VN} decreases with frequency. Moreover, in this topology, a right half plane pole or oscillation can occur only if the total gate capacitance of LDO become negative [7]. To keep the total gate capacitance from turning negative and causing instability, the small value of C_{FB} or A_{VN} can be designed to satisfy the condition $C_{FB}(1 - A_{VN}) \geq -(C_{GD} + C_P)$. With the addition of C_{NEG} , the gate voltage of M_P at high frequency can be given as

$$\begin{aligned} v_g &= \frac{C_{GS}}{C_{GS} + C_{GD} + C_P + C_{NEG}} v_{dd} \\ &= \frac{C_{GS}}{C_{GS} + C_{GD} + C_P - C_{GD} - C_P} v_{dd} \approx v_{dd} \end{aligned} \quad (2)$$

Equation (2) indicate that the PSR at high frequencies can be improved, since the power transistor gate voltage can be set proportional to the supply voltage ripples by making $C_{NEG} \geq -(C_{GD} + C_P)$.

In addition, the PSR at low frequency is enhanced by increasing the overall loop gain by using an error amplifier along with two HBW small-gain stages. A feed-forward capacitor C_{FF} at the output also helps to improve the PSR at low frequencies by extending the overall loop bandwidth [8, 9].

The proposed LDO design leads to five left-half-plane (LHP) poles and two LHP zeros. The dominant pole is generated at the LDO output by using a large off-




Fig. 2. Simulated loop gain of the proposed LDO regulator

chip capacitor. The first non-dominant pole, which is located at the gate of M_P , is canceled by ESR zero. The second zero formed by C_{FF} and R_{F1} is subsequently nullified by the second non-dominant pole formed by C_{FF} and a parallel combination of R_{F1} and R_{F2} . The third non-dominant pole, located at the output of error amplifier, is placed at high frequency by increasing the bias current. The resulting reduced output resistance of error amplifier, together with minute parasitic capacitance, forms the pole at a frequency several tens of megahertz higher than the unity gain frequency (UGF) of LDO, and therefore does not affect the stability. The fourth non-dominant pole, located at the output of small-gain stage A_1 , can be ignored as it appears at a frequency higher than 100 MHz due to small output resistance and parasitic capacitance. The LDO achieves UGF of 6.7 MHz with 50° phase margin at maximum load current of 40 mA. The phase margin increases with the decrease in load current. Fig. 2 shows the frequency response of the proposed LDO. The stability is confirmed for all process corners through simulation.

Fig. 3 shows the transistor level implementation of small gain stages A_1 and A_2 . The amplifier A_1 is a simple small gain stage. Whereas, A_2 is a low output impedance Cherry-Hooper amplifier introduced in [10]. Fig. 4(a) shows the error amplifier of the proposed LDO and Fig. 4(b) shows the transistor level implementation of the non-inverting amplifier A_N . The gain of amplifier A_N is designed to be around 9 dB by utilizing a few HBW small-gain stages. The transistors M_5 – M_7 of A_N form the modified Cherry-Hooper amplifier stage [11, 12]. The transistor M_6 helps in increasing the gain of the modified Cherry-Hooper amplifier stage by forming a current mirror with M_1 . The HBW requirement of A_N increases the overall quiescent current of proposed LDO. The performance of A_N is verified by




Fig. 3. Transistor level implementation of the proposed LDO regulator




Fig. 4. Transistor level implementation of (a) error amplifier, and (b) amplifier A_N .

simulating the effect of supply ripples and process variations. The simulation results showed the insignificant changes in the gain and bandwidth of A_N .

3 Simulation results

The proposed high PSR LDO was implemented in a $0.18\ \mu\text{m}$ technology provided by Magnachip. The LDO provided an output voltage of $1.6\ \text{V}$ and $40\ \text{mA}$ maximum load current with supply voltage of $1.8\ \text{V}$ and external reference voltage of $1.2\ \text{V}$. It consumed $100\text{--}116\ \mu\text{A}$ quiescent current under the $0\text{--}40\ \text{mA}$ load current condition. A $7\ \mu\text{F}$ output capacitor with $10\ \text{m}\Omega$ equivalent series resistance is used to ensure stable operation of the proposed LDO. Fig. 5 shows the simulated transient response with the load current step of $0\text{--}40\ \text{mA}$ and rise and fall time of $10\ \text{ns}$. The simulated PSR at maximum load condition is shown in Fig. 6. The proposed LDO achieves -58.6 and $-67.9\ \text{dB}$ at 1 and $10\ \text{MHz}$, respectively. Table I shows the performance comparison of proposed LDO with previous LDO designs. It can be observed that proposed LDO achieve excellent PSR performance at high frequencies.




Fig. 5. Simulated transient response of the proposed LDO regulator




Fig. 6. Simulated PSR with and without the negative capacitance circuit

Table I. Performance comparison

	[4]	[5]	[13]	This work
Technology	0.13 μm	0.13 μm	0.09 μm	0.18 μm
I_{OUT} (max) (mA)	25	25	140	40
V_{IN} (V)	>3.3	>1.15	>1.15	1.8
V_{OUT} (V)	3	1	1	1.6
V_{DO} (mV)	>300	>150	>150	200
I_{Q} (μA)	40.6–76.8	50	33–145	100–116
PSR at 10 MHz (dB)	–66	–56	–56	–67.9

4 Conclusion

An LDO with high PSR at high frequencies is presented. The proposed LDO utilizes a negative capacitance circuit at the gate of the power transistor to improve the PSR of the LDO at high frequencies. Simulation results verify the improvement of PSR performance in the frequency range of 1–10 MHz.

Acknowledgments

This work was supported by the R&D program of MOTIE/KEIT. [10063683, Ultra-precision and ultra-low-power analog circuit IP for smart sensors of mobile devices] and Industrial Core Technology Development Program (10049095, Development of Fusion Power Management Platforms and Solutions for Smart Connected Devices) funded by the Ministry of Trade, Industry and Energy.