

Technique to improve CMRR at high frequencies in CMOS OTA-C filters

G. BLAKIEWICZ*

Department of Microelectronic Systems, Gdansk University of Technology, 11/12 Narutowicza St., 80-952 Gdansk, Poland

Abstract. In this paper a technique to improve the common-mode rejection ratio (CMRR) at high frequencies in the OTA-C filters is proposed. The technique is applicable to most OTA-C filters using CMOS operational transconductance amplifiers (OTA) based on differential pairs. The presented analysis shows that a significant broadening of CMRR bandwidth can be achieved by using a differential pair with the bodies of transistors connected to AC ground, instead of using a pair with the bodies connected to the sources. The key advantages of the technique are: no increase in power consumption (except for an optional tuning circuit), a small increase of a chip area, a slight modification of the original filter. The simulation results for exemplary OTAs and a low-pass filter, designed in a 0.35 μm CMOS process, show the possibility of broadening the CMRR bandwidth several times.

Key words: common-mode rejection ratio, CMRR, CMOS, OTA, differential pair, OTA-C filters, component mismatch.

1. Introduction

OTA-C filters are frequently used in mixed-signal systems on a chip (SoC) [1, 2]. These filters provide a necessary signal pre and post processing in a mixed analogue-digital environment, where the analogue signals have to be limited in frequency before and after the analogue to digital and digital to analogue conversions. Such an environment imposes extremely difficult working conditions for the analogue filters due to the presence of a high level, broadband noise generated by the digital sub-circuits. The digital noise, which propagates along a silicon substrate, can significantly degrade the dynamic range of the analogue filters [3, 4]. One of the most commonly used method to reduce the substrate noise interference is based on application of the fully-differential filters, capable of reducing the influence of the common-mode (CM) component of the noise. However, the effectiveness of the noise suppression by such filters is limited in magnitude and frequency. At low frequencies, the maximum attenuation is mainly limited by the degree of matching of the symmetrical signal paths. By careful design of such filters a relatively high attenuation (> 60 dB) can be achieved in this frequency range. At high frequencies, the filter working conditions further deteriorate because of the CMRR frequency response degradation [5, 6], which typically occurs at frequencies greater than several MHz. The aforementioned problems cause a relatively poor attenuation of substrate noise with a frequency spectrum which may reach the GHz range.

The problem of CMRR bandwidth optimisation has not been widely analysed in the literature so far. There are just a few circuit proposals for broadening the CMRR frequency response, [7, 8] for differential amplifiers using bipolar junction transistors (BJT), and [9] for a CMOS technology. However, none of these proposals can improve CMRR at tens of mega-

hertz. To address this important problem a new technique to improve CMRR characteristic at high frequencies is proposed in this paper.

Most circuit designers are convinced that there is no significant difference in CMRR characteristic of the two configurations of a differential pair, with the transistor bodies connected to their sources or connected to AC ground. The analysis presented in this paper shows that the latter configuration, under certain conditions, allows substantial improvement of the CMRR bandwidth.

The remaining part of this paper is organized as follows. Section 2 presents an analysis and comparison of CMRR characteristic for two configurations of a differential pair, and explains the main idea of the proposed improvement technique. Section 3 discusses the application of the improvement technique to the OTA-C filters. The last two sections present simulation results and the final conclusions.

2. CMRR improvement technique

2.1. CMRR frequency characteristic of a differential pair.

In most cases a differential pair with the bodies of transistors connected to their sources (configuration BS) is used. To explain an important advantage of using the alternative configuration with the bodies connected to the AC ground (the configuration BG), the CMRR characteristic of both configurations are analysed and compared.

The analysis of CMRR of a differential pair has been carried out in [5, 6, 9], however the differential pair in BG configuration with mismatched transistors has not been analysed in detail. Therefore, a general configuration shown in Fig. 1 is considered. Additionally, a low impedance load of the differential pair is assumed, which directly corresponds to a cascode or a folded cascode configuration. A small signal

*e-mail: blak@eti.pg.edu.pl

REFERENCES

- [1] P. Pandey, J. Silva-Martinez, and A. Liu Xuemei, "CMOS 140-mW fourth-order continuous-time low-pass filter stabilized with a class AB common-mode feedback operating at 550 MHz", *IEEE Tran. Circ. Syst. I: Reg. Papers* 56, 811–820 (2006).
- [2] V. Saari, M. Kaltiokallio, S. Lindfors, J. Ryyanen, and K.A.I. Halonen, "A 240-MHz low-pass filter with variable gain in 65-nm CMOS for a UWB radio receiver", *Tran. Circ. Syst. I: Reg. Papers* 56, 1488–1499 (2009).
- [3] Afzali-Kusha, M. Nagata, N.K. Verghese, and D.J. Allstot, "Substrate noise coupling in SoC design: modeling, avoidance, and validation", *Proc. IEEE* 94, 2109–2138 (2006).
- [4] E. Charbon, R. Gharpurey, P. Miliozzi, R.G. Meyer, and A. Sangiovanni-Vincentelli, *Substrate Noise: Analysis and Optimization for IC Design*, KAP, Boston, 2003.
- [5] P.E. Allen and D.R. Holberg, *CMOS Analog Circuit Design*, Oxford University Press, Oxford, 2002.
- [6] G. Giustolisi, G. Palmisano, and G. Palumbo, "CMRR frequency response of CMOS operational transconductance amplifiers", *IEEE Tran. Instrument. Measurement* 49, 137–143 (2000).
- [7] C. Sripaipa and W.H. Holmes, "Achieving wide-band common-mode rejection in differential amplifiers", *Proc. IEEE* 58, 600–602 (1970).
- [8] A.A. Ciubotaru, "Technique for improving high-frequency CMRR of emitter-coupled differential pairs", *IET Electronics Letters* 38, 943–944 (2002).
- [9] F. You, S.H.K. Embabi, and E. Sanchez-Sinencio, "On the common mode rejection ratio in low voltage operational amplifiers with complementary N-P input pairs", *IEEE Tran. Circ. Syst. II: Analog Digital Signal Proc.* 44, 678–683 (1997).
- [10] P.S. Croveti and F. Frioli, "Finite Common-mode rejection in fully differential operational amplifiers", *IET Electronics Letters* 42, 615–617 (2006).
- [11] S. Szczepanski, J. Jakusz, and R. Schaumann, "A linear fully balanced CMOS OTA for VHF filtering applications", *IEEE Tran. Circ. Syst. Part II: Analog Digital Signal Proc.* 44, 174–187 (1997).
- [12] S. Koziel and S. Szczepanski, "Dynamic range comparison of voltage-mode and current-mode state-space Gm-C biquad filters in reciprocal structures", *IEEE Tran. Circ. Syst. I: Regular Papers* 50, 1245–1255 (2003).
- [13] J.F. Fernandez-Bootello, M. Delgado-Restituto, and A. Rodriguez-Vazquez, "IC-constrained optimization of continuous-time Gm-C filters", *Int. J. Circ. Theory Applic.* 40, 127–143 (2012).
- [14] A. Lewinski and J. Silva-Martinez, "OTA linearity enhancement technique for high frequency applications with IM3 below -65 dB", *IEEE Tran. Circ. Syst. Part II: Express Briefs* 51, 542–548 (2004).
- [15] R. Schaumann and Mac E. Van Valkenburg, *Design of Analog Filters*, Oxford University Press, Oxford, 2001.
- [16] A. Otin, S. Celma, and C. Aldea, "Continuous-time filter featuring Q and frequency on-chip automatic tuning", *Int. J. Circ. Theory and Appl.* 37, 221–242 (2009).