

Full Length Research Paper

High voltage buried step-doping p+ layer silicon-on-insulator lateral double diffused mosfet (SOI LDMOSI) with a back-gate

Xiaoming Yang^{1,2*}, Bo Zhang¹ and Xiaorong Luo¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China.

²School of Electrical and Information, Xihua University, Chengdu 610039, China.

Accepted 5 July, 2011

A high voltage buried step-doping p+layer (BSP+L) lateral double diffused mosfet (LDMOS) on silicon-on-insulator (SOI) with a back-gate is proposed. The new structure is characterized by a BSP+L on the buried oxide under the source. When a high positive bias is applied to the back-gate in the off-state, the depleted BSP+L greatly enhances the electric field in the buried oxide layer under the source. Compared with conventional SOI LDMOS, much higher vertical breakdown voltage is sustained by the buried oxide layer under the source. Moreover, the reduced surface electric field (RESURF) effect is enhanced by the BSP+L, resulting in improvement of lateral breakdown voltage. Simulation results show that breakdown voltage of the new structure is improved greatly while on-resistance is relatively low.

Key words: Silicon-on-insulator, breakdown voltage, back-gate, buried step-doping p+ layer.

INTRODUCTION

The advantages of silicon-on-insulator (SOI) technology attract much attention in smart power integrated circuits which are applied widely in communications and consumer electronics (Farzad and Hossein, 2010). However, vertical breakdown voltage of SOI LDMOS is difficult to improve due to limitation of thickness silicon and buried oxide layers (Hu et al., 2011). Many structures are proposed to improve the vertical breakdown voltage, which are all applied at zero back-gate bias. There are some effective methods, enhancing the electric field in the buried oxide layer (Nakagawa et al., 1991; Hu and Luo, 2010), sharing the breakdown voltage with substrate (Tadikonda et al., 2004; Orouji et al., 2009; Luo et al., 2010; Luo et al., 2010), and so on. In some cases, the back-gate bias of SOI LDMOS is not zero, such as SOI LDMOS used in a serial connection (Schwantes et al., 2005). It is reported that breakdown voltage can benefit from a proper positive back-gate bias (Schwantes et al., 2005; Wang et al., 2009; Qiao et al., 2007). A concept of SOI back-gate reduced bulk field (BG REBULF) is

proposed too (Qiao et al., 2007). However, a large positive back-gate bias weakens the reduced surface field (RESURF) effect, leading to a low breakdown voltage and large on-resistance (Schwantes et al., 2005).

To further improve the breakdown voltage and trade-off between breakdown voltage and on-resistance, a high voltage buried step-doping p+ layer (BSP+L) LDMOS on silicon-on-insulator with a back-gate (BSP+L BG SOI) is proposed. The BSP+L can enhance the electric field in the buried oxide layer under the source and reduce that at the source surface. Therefore, a high breakdown voltage is obtained without a large on-resistance.

STRUCTURE AND MECHANISM

The cross-section of the BSP+L BG SOI is showed in Figure 1, in which a BSP+L is inserted between the SOI and buried oxide layers at the source side. The BSP+L is averagely divided into n regions. P_i is the doping concentration of i region of the BSP+L and $\Delta = c \times P_1$, where c is a positive constant. P_i decreases gradually by Δ from $i=1$ to n . L_P and t_P are the length and thickness of BSP+L, respectively. The x axis represents the lateral distance from the left edge of the structure and the y axis represents the vertical distance from the SOI layer surface.

For a proper positive back-gate bias, the vertical breakdown

*Corresponding author. E-mail: xmyang3371@yahoo.com.cn.




Figure 2. Equipotential contours of the BSP+L BG SOI and conventional SOI LDMOS at breakdown ($L_d=40\text{ }\mu\text{m}$, $t_s=8\text{ }\mu\text{m}$ and $t_i=2\text{ }\mu\text{m}$). A, BSP+L BG SOI ($N_d=1.4 \times 10^{15}\text{ cm}^{-3}$, $t_p=1\text{ }\mu\text{m}$, $L_p=40\text{ }\mu\text{m}$, $n=10$, $P_1=1.8 \times 10^{17}\text{ cm}^{-3}$, $\Delta=-0.085P_1$, $V_{BG}=380\text{ V}$ and $BV=710\text{ V}$); B, Conventional SOI LDMOSI ($N_d=1.2 \times 10^{15}\text{ cm}^{-3}$, $V_{BG}=120\text{ V}$ and $BV=459\text{ V}$).

equipotential contours concentrate at the end of BSP+L with increase of L_p resulting in the premature breakdown. Table 1 compares the specific on-resistance of the BSP+L BG SOI and the SOI LDMOSI, which are

optimized for certain breakdown voltages and back-gate biases. The specific on-resistance of the BSP+L BG SOI is lower than that of the conventional SOI LDMOS at the same breakdown voltage because the RESURF effect is




Figure 3. Lateral and vertical electric field distributions of BSP+L BG SOI and conventional SOI LDMOS ($L_d=40 \mu\text{m}$, $t_s=8 \mu\text{m}$, $t_i=2 \mu\text{m}$, $t_p=1 \mu\text{m}$, $L_p=40 \mu\text{m}$, $n=10$, $P_1=1.8 \times 10^{17} \text{ cm}^{-3}$, $\Delta=-0.085P_1$). A, Lateral field distributions ($y=0.1 \mu\text{m}$); B, Vertical electric field distributions at the drain side ($x=69.9 \mu\text{m}$); C, Vertical electric field distributions at the source side ($x=8 \mu\text{m}$).

enhanced by BSP+L. Even if the breakdown voltage of the new structure is improved greatly, the specific on-

resistance is not increased significantly. The specific on-resistance is $8.37 \Omega \cdot \text{mm}^2$ when the breakdown voltage




Figure 4. Influences of BSP+L parameters on breakdown voltage of BSP+L BG SOI and conventional SOI LDMOSI with difference back-gate voltages ($L_d=40 \mu\text{m}$, $t_s=8 \mu\text{m}$, $t_i=2 \mu\text{m}$ and $t_p=1 \mu\text{m}$). A, Influence of n on breakdown voltage ($L_p=40 \mu\text{m}$); B, influence of L_p on breakdown voltage ($n=10$, P_1 and Δ are optimized for breakdown voltage).

Table 1. Compares of specific on-resistances of the BSP+L BG SOI and SOI LDMOSI.

Structure	BSP+L BG SOI	BSP+L BG SOI	SOI LDMOSI
Back-gate voltage /V	380	120	120
Breakdown voltage /V	710	459	459
concentration of the drift cm^{-3}	1.4×10^{15}	2.5×10^{15}	1.2×10^{15}
Specific on-resistance $/\Omega.\text{mm}^2$	8.37	7.23	7.44
Length of drift region $/\mu\text{m}$	40	40	40

is 710 V.

Conclusion

The BSP+L BG SOI is proposed. The BSP+L can enhance the electric field in the buried oxide under the source and reduce that at the source surface. With

relatively low on-resistance, the breakdown voltage of the new structure is 710 V, which is twice of the breakdown voltage of the conventional SOI LDMOS.

REFERENCES

- Farzad N, Hossein K (2010). A novel secure and energy-efficient protocol for authentication in wireless sensor networks. *Int. J. Phys. Sci.*, 5(10): 1558-1566.

- Hu SD, Luo XR (2010). Design of a novel compound buried layer SOI high voltage device with double windows. *Electron. Lett.*, 46(1): 82-84.
- Hu SD, Zhang B, Li ZJ (2011). A novel analytical model of the vertical breakdown voltage on impurity concentration in top silicon layer for SOI high voltage devices. *Int. J. Elect.*, 98(7): 973-980.
- Luo XR, DP H, Wang YG (2010). Novel Low-k Dielectric Buried Layer High Voltage LDMOS on Partial SOI. *IEEE Tran. Electron Dev.*, 57(2): 535-538.
- Luo XR, Wang YG, Yao GL (2010). High Voltage Partial SOI LDMOS with a Variable Low-k Dielectric Buried Layer and a Buried P-layer. *IEEE Electron Dev. Lett.*, 31(6): 594-596.
- Nakagawa A, Yasuhara N, Baba Y (1991). Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film. *IEEE Trans. Electron Dev.*, 38(7): 1650-1654.
- Orouji A, Sharbati S, Fathipour M (2009). A new partial-SOI LDMOSFET with modified electric field for breakdown voltage improvement. *IEEE Trans. Device Mater. Reliab.*, 9(3): 449-453.
- Qiao M, Zhang B, Li ZJ, Fang J (2007). Analysis of back-gate effect on breakdown behaviour of over 600V SOI LDMOS. *Electron. Lett.*, 43(22): 1231-1233.
- Schwantes S, Florian T, Stephan T, Graf M, Dudek V (2005). Analysis and optimization of the back-gate effect on lateral high-voltage SOI devices. *IEEE Trans. Electron Dev.*, 52(7): 1649-1655.
- Tadikonda R, Hardikar S, Narayanan EMS (2004). Realizing high breakdown voltages (> 600 V) in partial SOI technology. *Solid State Electron*, 48(9): 1655-1660.
- Wang WL, Zhang B, Chen WJ (2009). High voltage SOI SJ-LDMOS with dynamic back-gate voltage. *Electron. Lett.*, 45(4): 233-234.