



Memristive Devices for Computing: Mechanisms, Applications and Challenges

J. Joshua Yang, Byung Joon Choi, Min-Xian Zhang, Antonio C. Torrezan, John Paul Strachan, R. Stanley Williams

HP Laboratories
HPL-2013-48

Keyword(s):

memristor; switch; memristive device; computing

Abstract:

Memristive devices are two terminal electrical resistance switches that can retain a state of internal resistance based on the history of applied voltage and current. These devices can be used for computing by both storing and processing information. The switching mechanisms, applications and challenges are reviewed in this paper.

External Posting Date: July 21, 2013 [Fulltext]

Approved for External Publication

Internal Posting Date: July 21, 2013 [Fulltext]

To be published in USLI Process Integration 8 at the 224th Electrochemical Society Meeting, San Francisco October 27 - November 1, 2013

© Copyright 2013 Hewlett-Packard Development Company, L.P.

Memristive Devices For Computing: Mechanisms, Applications And Challenges

J. Joshua Yang, Byung Joon Choi, Min-Xian Zhang, Antonio C. Torrezan, John Paul Strachan, and R. Stanley Williams
Hewlett-Packard Laboratories, 1501 Page Mill Rd., Palo Alto, CA 94304, USA

Memristive devices are two terminal electrical resistance switches that can retain a state of internal resistance based on the history of applied voltage and current. These devices can be used for computing by both storing and processing information. The switching mechanisms, applications and challenges are reviewed in this paper.

Existing technologies for the current computing system are approaching their physical limits, and novel device concepts are required as device sizes continuously decrease (1). Under these new concepts, the devices need be not only increasingly infinitesimal and simple but also increasingly capable. Memristive devices (2-6) (also called RRAM (7-13) when used for memory) seem to fulfill these goals well for the next generation computing system and have recently been recommended for additional focus in research and development by the International Technology Roadmap for Semiconductor (ITRS) in an assessment of eight memory technologies among the Emerging Research Devices (ERDs) (1). These devices with a simple structure are not only very small but also very versatile, which makes them an ideal candidate used for the next generation computing system in the post-Si era. Memristive devices are electrical resistance switches that can retain a state of internal resistance based on the history of applied voltage and current (2, 6). They can be used store and process information, and offer several key performance characteristics that exceed conventional integrated circuit technology (14).

An important class of these devices is two-terminal resistance switches based on ionic motion, which are built from a simple conductor/insulator/conductor thin-film stack. The switching mechanisms (15-19) are still a controversial topic currently under active research. Different switching mechanisms likely apply to different material systems and device stacks. Generally speaking, electrical switching is a result of ionic motion driven by both electric field and joule heating via drift, electromigration, Fick diffusion or thermophoresis (14). A family of nanodevices with a rich set of electrical properties can be obtained with the crosspoint device structure based on these switching mechanisms (20).

These crosspoint devices are usually used in a crossbar array for real applications. The potential applications range from memory to logic and from digital circuits to analog circuits. Non-volatile (>years) (21), fast (<100ps) (22) and low-energy (<pJ) (23) (17) switching has been demonstrated. Functioning devices have also been obtained at 10nm scale (24). Therefore, memristive device has the potential to be a universal memory. In addition, there are other promising applications, including Boolean logic operations via material implication (25), neuromorphic computing (26, 27), and a variety of CMOS/memristor hybrid circuits (28, 29).

In spite of the promising scalability, fast switching speed, low energy, long retention, large ON/OFF ratio, multilevel cell operation, non-destructive reading, simple structure, great stackability, low cost, great CMOS compatibility and manufacturability, there are

also some challenges for these devices, including switching endurance (30, 31), device yield (32), electroforming (33), device nonlinearity (34-36), variability and some issues related to integration (37, 38). Among them, the most significant two challenges are device nonlinearity and variability.




Figure 1. crossbar array and current voltage loops of nanodevices. (a) schematic illustration showing the sneak path current through the half-selected memristors (b) atomic force microscopy image of a crossbar array with 50 nm half-pitch fabricated by nanoimprint lithography. (c) switching loop from a Pt / TaO_x / Ta 50 nm \times 50 nm crosspoint device, showing linear current-voltage curve in the ON state. (d) switching loop from a Pt / TaO_x / TiO_{2-x} / Pt 50 nm \times 50 nm crosspoint device, showing nonlinear current-voltage curve in the ON state. Reprinted with permission from ref 34. Copyright 2012, American Institute of Physics.




Figure 2. Memristive device using engineered switching materials. (a) plan-view TEM image of the as-prepared Pt dispersed SiO₂ film. (b) and (c) Repeatable switching of Pt dispersed SiO₂ microdevices. (b) current-voltage switching loops of 1000 consecutive test in micro-scale device (inset: schematics of device structure), (c) Endurance test using voltage pulse with 10μs width. Reprinted with permission from Ref 21. Copyright (2013) American Chemical Society.

Nonlinearity is a measure of how nonlinear the current-voltage curve is for a device in its low resistance state. Most of the memristive devices have linear or slightly nonlinear current-voltage curves, As shown in Figure 1 (c), which results in a fairly high current level at the half of the operation voltage for either write or read. This further leads to a high sneak path current in the crossbar array as schematically shown in Figure 1 (a). In

order to minimize the sneak path current, a highly nonlinear current-voltage curve is required, which can be achieved by adding a nonlinear selector to the memristor at each crosspoint. Figure 1 (d) shows a switching loop with great nonlinearity from an integrated device combined a negative differential resistance (NDR) selector with a linear memristor. The selector can also be a mixed-ionic-electronic-conductor (MIEC) (39) or a tunneling device with engineered tunnel barrier (40).

The variability includes variances from switching cycle to cycle and from device to device. The variance can be reduced by selecting a material system that has only two stable solid phases (one for conduction channel and the other for insulating matrix) at ambient temperature (30). It seems most of the variance actually stems from the somewhat random electroforming process that creates a different filament structure in each device, which can be significantly reduced by controlling the formation of conduction channel. This can be realized by, for instance, doping the switching material (e.g SiO₂) with uniformly distributed metallic nanoclusters (e.g Pt) (21). Repeatable switching is shown in Figure 2 from such a device.

In summary, while memristive devices have shown great promise for computing applications, there are still a few challenges to overcome, including mechanism understanding, device nonlinearity and variability.

Acknowledgments

We thank our colleagues, X. Li, K. J. Norris, N. P. Kobayashi, J. H. Nickel, D. A. A. Ohlberg, M. D. Pickett, G. Gibson, W. Jackson, Y. Jeon, X. Sheng, S. Lam, Z. Li, D. Henze for their repeated contributions to the memristor field and to our own understanding of memristors.

References

1. *International Technology Roadmap for Semiconductors, 2011 Edition, available online at <http://www.itrs.net>*. (2011).
2. L. O. Chua, *IEEE Trans. Circuit Theory*, **CT-18**, 507 (1971).
3. L. O. Chua and S. M. Kang, *Proceedings of the IEEE*, **64**, 209 (1976).
4. L. O. Chua, *Appl. Phys. A*, **102**, 765 (2011).
5. L. O. Chua, *Proceedings of the Ieee*, **100**, 1920 (2012).
6. D. B. Strukov, G. S. Snider, D. R. Stewart and R. S. Williams, *Nature*, **453**, 80 (2008).
7. R. Waser, R. Dittmann, G. Staikov and K. Szot, *Adv. Mater.*, **21**, 2632 (2009).
8. R. Waser and M. Aono, *Nature Mater.*, **6**, 833 (2007).
9. H. S. P. Wong, L. Heng-Yuan, Y. Shimeng, C. Yu-Sheng, W. Yi, C. Pang-Shiu, L. Byoungil, F. T. Chen and T. Ming-Jinn, *Proceedings of the Ieee*, **100**, 1951 (2012).
10. D. S. Jeong, R. Thomas, R. S. Katiyar, J. F. Scott, H. Kohlstedt, A. Petraru and C. S. Hwang, *Rep. Prog. Phys.*, **75**, 076502 (2012).
11. K. Kyung Min, J. Doo Seok and H. Cheol Seong, *Nanotechnology*, **22**, 254002 (2011).
12. H. Akinaga and H. Shima, *Proceedings of the IEEE*, **98**, 2237 (2010).
13. Y. V. Pershin and M. Di Ventra, *Advances in Physics*, **60**, 145 (2011).
14. J. J. Yang, D. B. Strukov and D. R. Stewart, *Nature Nanotech.*, **8**, 13 (2013).
15. J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart and R. S. Williams, *Nature Nano.*, **3**, 429 (2008).

16. F. Miao, J. J. Yang, J. P. Strachan, D. Stewart, R. S. Williams and C. N. Lau, *Appl. Phys. Lett.*, **95**, 113503 (2009).
17. F. Miao, J. P. Strachan, J. J. Yang, M.-X. Zhang, I. Goldfarb, A. C. Torrezan, P. Eschbach, R. D. Kelley, G. Medeiros-Ribeiro and R. S. Williams, *Adv. Mater.*, **23**, 5633 (2011).
18. J. P. Strachan, D. B. Strukov, J. Borghetti, J. J. Yang, G. Medeiros-Ribeiro and R. S. Williams, *Nanotechnology*, **22**, 254015 (2011).
19. J. P. Strachan, M. D. Pickett, J. J. Yang, S. Aloni, A. L. David Kilcoyne, G. Medeiros-Ribeiro and R. Stanley Williams, *Adv. Mater.*, **22**, 3573 (2010).
20. J. J. Yang, J. Borghetti, D. Murphy, D. R. Stewart and R. S. Williams, *Adv. Mater.*, **21**, 3754 (2009).
21. B. J. Choi, A. C. Torrezan, K. J. Norris, F. Miao, J. P. Strachan, M.-X. Zhang, D. A. A. Ohlberg, N. P. Kobayashi, J. J. Yang and R. S. Williams, *Nano Lett.*, **13**, 3213 (2013).
22. A. C. Torrezan, J. P. Strachan, G. Medeiros-Ribeiro and R. S. Williams, *Nanotechnology*, **22**, 485203 (2011).
23. J. P. Strachan, A. C. Torrezan, G. Medeiros-Ribeiro and R. S. Williams, *Nanotechnology*, **22**, 505402 (2011).
24. B. Govoreanu, G. S. Kar, Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl and M. Jurczak, *Electron Devices Meeting (IEDM), 2011 IEEE International*, 31.6.1.
25. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart and R. S. Williams, *Nature*, **464**, 873 (2010).
26. G. S. Snider, *Nanotechnology*, **18**, 365202 (2007).
27. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder and W. Lu, *Nano Lett.*, **10**, 1297 (2010).
28. K. K. Likharev, *Science of Advanced Materials*, **3**, 322 (2011).
29. Q. F. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. M. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro and R. S. Williams, *Nano Lett.*, **9**, 3640 (2009).
30. J. J. Yang, M. X. Zhang, J. P. Strachan, F. Miao, M. D. Pickett, R. D. Kelley, G. Medeiros-Ribeiro and R. S. Williams, *Appl. Phys. Lett.*, **97**, 232102 (2010).
31. M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y.-B. Kim, C.-J. Kim, D. H. Seo, S. Seo, U. I. Chung, I.-K. Yoo and K. Kim, *Nature Mater.*, **10**, 625 (2011).
32. J. J. Yang, J. P. Strachan, Q. Xia, D. A. A. Ohlberg, P. J. Kuekes, R. D. Kelley, W. F. Stickle, D. R. Stewart, G. Medeiros-Ribeiro and R. S. Williams, *Adv. Mater.*, **22**, 4034 (2010).
33. J. J. Yang, F. Miao, M. D. Pickett, D. A. A. Ohlberg, D. R. Stewart, C. N. Lau and R. S. Williams, *Nanotechnology*, **20**, 215201 (2009).
34. J. J. Yang, M. X. Zhang, D. P. Matthew, M. Feng, S. John Paul, L. Wen-Di, Y. Wei, A. A. O. Douglas, C. Byung Joon, W. Wei, H. N. Janice, M.-R. Gilberto and R. S. Williams, *Appl. Phys. Lett.*, **100**, 113501 (2012).
35. X. Liu, S. M. Sadaf, M. Son, J. Shin, J. Park, J. Lee, S. Park and H. Hwang, *Nanotechnology*, **22**, 475702 (2011).
36. S. H. Chang, S. B. Lee, D. Y. Jeon, S. J. Park, G. T. Kim, S. M. Yang, S. C. Chae, H. K. Yoo, B. S. Kang, M.-J. Lee and T. W. Noh, *Adv. Mater.*, **23**, 4063 (2011).

37. J. H. Nickel, J. P. Strachan, M. D. Pickett, C. Tom Schamp, J. J. Yang, J. A. Graham and R. S. Williams, *Microelectron. Eng.*, **103**, 66 (2013).
38. L. Hyung Dong, S. G. Kim, K. Cho, H. Hwang, H. Choi, J. Lee, S. H. Lee, H. J. Lee, J. Suh, S. Chung, Y. S. Kim, K. S. Kim, W. S. Nam, J. T. Cheong, J. T. Kim, S. Chae, E. Hwang, S. N. Park, Y. S. Sohn, C. G. Lee, H. S. Shin, K. J. Lee, K. Hong, H. G. Jeong, K. M. Rho, Y. K. Kim, J. Nickel, J. J. Yang, H. S. Cho, F. Perner, R. S. Williams, J. H. Lee, S. K. Park and S. Hong, in *VLSI Technology (VLSIT), 2012 Symposium on*, p. 151, VLSI Technology (VLSIT), 2012 Symposium on (2012).
39. G. W. Burr, K. Virwani, R. S. Shenoy, A. Padilla, M. BrightSky, E. A. Joseph, M. Lofaro, A. J. Kellock, R. S. King, K. Nguyen, A. N. Bowers, M. Jurich, C. T. Rettner, B. Jackson, D. S. Bethune, R. M. Shelby, T. Topuria, N. Arellano, P. M. Rice, B. N. Kurdi and K. Gopalakrishnan, in *VLSI Technology (VLSIT), 2012 Symposium on*, p. 41 (2012).
40. W. Lee, J. Park, S. Kim, J. Woo, J. Shin, G. Choi, S. Park, D. Lee, E. Cha, B. H. Lee and H. Hwang, *Acs Nano*, **6**, 8166 (2012).