FCUDA: Efficient high-level automation CUDA-to-FPGA compilation

Field programmable gate array (FPGA);High-level synthesis (HLS);Compute unified device architecture (CUDA)

Xu, Zhangqi ; Chen ; Deming

关键词: Field programmable gate array (FPGA);    High-level synthesis (HLS);    Compute unified device architecture (CUDA);   

Others  :  https://www.ideals.illinois.edu/bitstream/handle/2142/99536/XU-THESIS-2017.pdf?sequence=1&isAllowed=y

美国|英语

来源: The Illinois Digital Environment for Access to Learning and Scholarship

【 摘 要 】

The demand for high-performance computing has been growing significantly in the past decade. The bottleneck of Moore's law and the increasing power consumption in the traditional computing industry have stimulated the popularity of parallel computing. GPUs and FPGAs became popular and played very important roles in heterogeneous systems for accelerating various compute intensive tasks in different areas. Modern GPUs can execute more than thousands of threads, providing strong parallelism. FPGAs, however, provide highly customized concurrency for parallel kernels. The current version of source-to-source compiler FCUDA, which transforms CUDA kernel code into synthesizable C code, exploits the parallelism in different applications with the help of the manually inserted pragmas by the programmers. The additional effort to tweak the code to enable efficient mapping of the tasks across the heterogeneous architectures cannot be ignored. In this thesis, a new code optimization flow is proposed. The flow will restructure and analyze the CUDA kernel code, optimizing the performance by extracting the parallelism in GPU devices. The generated C code will further be synthesized and programmed on FPGAs. With help of the new flow, there is no need for programmers to manually annotate and tweak the source code, making the whole process a push-button one.