Exascale Hardware Architectures Working Group

Hemmert, S ; Ang, J ; Chiang, P ; Carnes, B ; Doerfler, D ; Leininger, M ; Dosanjh, S ; Fields, P ; Koch, K ; Laros, J ; Noe, J ; Quinn, T ; Torrellas, J ; Vetter, J ; Wampler, C ; White, A

关键词: ALGORITHMS;    COMPUTER ARCHITECTURE;    CAPACITY;    COMMUNICATIONS;    COMPUTERS;    DESIGN;    ENERGY EFFICIENCY;    PERFORMANCE;    PLANNING;    PROGRAMMING;    STOCKPILES;    WINDOWS;   

DOI  :  10.2172/1022133
RP-ID  :  LLNL-TR-474891
PID  :  OSTI ID: 1022133
Others  :  TRN: US201118%%316

学科分类：数学（综合）

美国|英语

来源: SciTech Connect

【 摘 要 】

The ASC Exascale Hardware Architecture working group is challenged to provide input on the following areas impacting the future use and usability of potential exascale computer systems: processor, memory, and interconnect architectures, as well as the power and resilience of these systems. Going forward, there are many challenging issues that will need to be addressed. First, power constraints in processor technologies will lead to steady increases in parallelism within a socket. Additionally, all cores may not be fully independent nor fully general purpose. Second, there is a clear trend toward less balanced machines, in terms of compute capability compared to memory and interconnect performance. In order to mitigate the memory issues, memory technologies will introduce 3D stacking, eventually moving on-socket and likely on-die, providing greatly increased bandwidth but unfortunately also likely providing smaller memory capacity per core. Off-socket memory, possibly in the form of non-volatile memory, will create a complex memory hierarchy. Third, communication energy will dominate the energy required to compute, such that interconnect power and bandwidth will have a significant impact. All of the above changes are driven by the need for greatly increased energy efficiency, as current technology will prove unsuitable for exascale, due to unsustainable power requirements of such a system. These changes will have the most significant impact on programming models and algorithms, but they will be felt across all layers of the machine. There is clear need to engage all ASC working groups in planning for how to deal with technological changes of this magnitude. The primary function of the Hardware Architecture Working Group is to facilitate codesign with hardware vendors to ensure future exascale platforms are capable of efficiently supporting the ASC applications, which in turn need to meet the mission needs of the NNSA Stockpile Stewardship Program. This issue is relatively immediate, as there is only a small window of opportunity to influence hardware design for 2018 machines. Given the short timeline a firm co-design methodology with vendors is of prime importance.