Area Efficient 16 Point Radix 4 Complex FastFourier Transform Algorithm for EfficientFPGA Implementation Using NEDA withModified CSLA

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

article

Sangeetha Vijayan¹ 

[1] Department of ECE, SRM University

关键词: Fast Fourier Transform (FFT);    FPGA;    New Distributed Arithmetic (NEDA);    radix-4;    modified CSLA;   

来源: Research & Reviews

【 摘 要 】

Fast Fourier Transforms (FFT), Discrete Cosine Transforms (DCT) are major blocks in communication systems.FFT is used to compute DFT with reduced number of arithmetic units. The major applications of FFT include signal analysis, image filtering, sound filtering, data compression, partial differential equations etc. The proposed design reports the architecture of 16 point complex FFT core using NEw Distributed Arithmetic (NEDA) algorithm. In order to implement FFT, radix-4 Decimation-In-Time algorithm is used. NEw Distributed Arithmetic is used for complex multiplications. It is one of the techniques used to implement many digital signal processing systems that require multiply and accumulate units. The advantage of the NEDA is that, it is a multiplier-less and ROM- less method and the entire section can be implemented using adders and shifters only, thus minimising the hardware requirement compared to other architectures. In the NEDA section, modified carry select adder with Binary-to-Excess one Converter (BEC) logic is used for addition. The design is simulated by using ModelSim SE(6.2b) and synthesised by Xilinx ISE project navigator(13.2).The synthesis results are taken for different Virtex FPGAs (Virtex 4,Virtex 5,Virtex 6).These results show that the computation for calculating the 16 point FFT is efficient in terms of area and power using the proposed method.

【 授权许可】

Unknown