Design of Low Cost Image Scaling ProcessorUsing Single Line Buffer Based on VLSIArchitecture

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

article

R.Rubini¹  V.Gopi¹ 

[1] Dept. of ECE, PSN College Of Engineering And Technology

关键词: Combined filter;    image scaling;    prefilter;    Reconfigurable calculation unit (RCU);    Very Large Scale Integration (VLSI);    demosaicing;    interpolation;    controller;    Spurious-power suppression technique(SPST).;   

来源: Research & Reviews

【 摘 要 】

Image scaling is the process of resizing a digital image. It is one of the most important methods used in various applications such as sharpening of an image, image zooming, preserving edge structures in an image and so on. This paper proposes an efficient scaling algorithm for designing an image scaling processor. The proposed scaling algorithm consists of two combined prefilters and one simplified bilinear interpolator. Besides, the replacement of spurious-power suppression technique (SPST) adder of a reconfigurable calculation unit is used to reduce power consumption and filter out the unused switching power. This paper also presents an efficient VLSI architecture for the existing method. The co-operation and hardware sharing techniques greatly decrease the hardware cost requirements. Compared to conventional schemes, the proposed image scaling processor design can reduce the memory requirement and needs only one-line buffer memory.

【 授权许可】

Unknown