Long Short-Term Memory Network Design for Analog Computing

ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS

Article

Zhao, Zhou¹  Srivastava, Ashok¹  Peng, Lu¹  Chen, Qing² 

[1]Louisiana State Univ, Div Elect & Comp Engn, Baton Rouge, LA 70803 USA.

[2]Louisiana State Univ, Div Comp Sci & Engn, Baton Rouge, LA 70803 USA.

关键词: Long short-term memory;    analog signal processing;    multiple-inputfloating gate MOSFET;    NEURAL-NETWORKS;    IMPLEMENTATION;    CIRCUIT;   

DOI  :  10.1145/3289393

来源: SCIE

【 摘 要 】

We present an analog-integrated circuit implementation of long short-term memory network, which is compatible with digital CMOS technology. We have used multiple-input floating gate MOSFETs as both the front-end to obtain converted analog signals and the differential pairs in proposed analog multipliers. Analog crossbar is built by the analog multiplier processing matrix and bitwise multiplications. We have shown that using current signals as internal transmission signals can largely reduce computation delay, compared to the digital implementation. We also have introduced analog blocks to work as activation functions for the algorithm. In the back-end of our design, we have used current comparators to achieve the output to be readable to external digital systems. We have designed the LSTM network with the matrix size of 16 x 16 in TSMC 180nm CMOS technology. The post-layout simulations show that the latency of one computing cycle is 1.19ns without memory, and power dissipation of the single analog LSTM computing core with 2 kilobytes SRAM at 200MHz is 460.3mW. The overhead of power dissipation due to SRAM access is 8.3%, in which the computing of each LSTM layer requires one computing cycle. The energy efficiency is 0.95TOP/s/W.

【 授权许可】

Free