Low-Cost Stochastic Hybrid Multiplier for Quantized Neural Networks

ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS

Article; Proceedings Paper

Li, Bingzhe¹  Najafi, M. Hassan²  Lilja, David J.¹ 

[1]Univ Minnesota, Minneapolis, MN 55455 USA.

[2]Univ Louisiana Lafayette, Lafayette, LA 70503 USA.

关键词: Stochastic computing;    quantized neural network;    mutiplier;    low powerdesign;    COMPUTATION;    IMPLEMENTATION;    FPGA;   

DOI  :  10.1145/3309882

来源: SCIE

【 摘 要 】

With increased interests of neural networks, hardware implementations of neural networks have been investigated. Researchers pursue low hardware cost by using different technologies such as stochastic computing (SC) and quantization. More specifically, the quantization is able to reduce total number of trained weights and results in low hardware cost. SC aims to lower hardware costs substantially by using simple gates instead of complex arithmetic operations. However, the advantages of both quantization and SC in neural networks are not well investigated. In this article, we propose a new stochastic multiplier with simple CMOS transistors called the stochastic hybrid multiplier for quantized neural networks. The new design uses the characteristic of quantized weights and tremendously reduces the hardware cost of neural networks. Experimental results indicate that our stochastic design achieves about 7.7x energy reduction compared to its counterpart binary implementation while maintaining slightly higher recognition error rates than the binary implementation. Compared to previous stochastic neural network implementations, our work derives at least 4x, 9x, and 10x reduction in terms of area, power, and energy, respectively.

【 授权许可】

Free