期刊论文详细信息
ICTACT Journal on Microelectronics
VLSI ARCHITECTURE FOR ERROR DETECTION AND CORRECTION BASED ON XOR AGAINST MULTIPLE CELL UPSETS WITH REDUCED REDUNDANT BITS
V. Bhanumathi1  M. Sunandini1 
[1] Anna University Regional Campus, Coimbatore, India;
关键词: multiple cell upsets;    static random access memory;    exclusive-or;    error detection and correction;   
DOI  :  10.21917/ijme.2019.0131
来源: DOAJ
【 授权许可】

Unknown   

  文献评价指标  
  下载次数:0次 浏览次数:8次