Signal Processing: An International Journal | |
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop | |
Yutaka Jitsumatsu1  Mohamed Saber Saber Elsayes1  Mohamed tahir Abasi Khan1  | |
[1] $$ | |
关键词: Teager Energy Operator; Wavelet Packet Transform; Statistical Modeling; Thrsholding Function; | |
DOI : | |
学科分类:物理(综合) | |
来源: Computer Science Journals | |
![]() |
【 摘 要 】
This paper presents a method which can estimate frequency, phase and power of received signal corrupted with additive white Gaussian noise (AWGN) in large frequency offset environment. Proposed method consists of two loops, each loop is similar to a phase–locked loop (PLL) structure. The proposed structure solves the problems of conventional PLL such as limited estimation range, long settling time, overshoot, high frequency ripples and instability. Traditional inability of PLL to synchronize signals with large frequency offset is also removed in this method. Furthermore, proposed architecture along with providing stability, ensures fast tracking of any changes in input frequency. Proposed method is also implemented using field programmable gate array (FPGA), it consumes 201 mW and works at 197 MHz.
【 授权许可】
Unknown
【 预 览 】
Files | Size | Format | View |
---|---|---|---|
RO201912040511389ZK.pdf | 183KB | ![]() |