Applying SVM to data bypass prediction in multi core last-level caches

IEICE Electronics Express

Mongkol Ekpanyapong¹  Prabhas Chongstitvatana²  Warisa Sritriratanarak² 

[1] Asian Institute of Technology;Faculty of Engineering, Chulalongkorn University

关键词: cache bypassing;    cache hit rate;    last-level cache;    SVM;   

DOI  :  10.1587/elex.12.20150736

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

References(14)Bypassing emerged as a performance improvement method for shared Last-Level Caches (LLC) in multicore processors where large data portions are never reused, wasting system resources. This paper proposes an alternative method to predict data bypassing using Support Vector Machine (SVM). Based on access traces obtained from a simulator, SVM is trained to generate bypass models which are integrated into the simulator to quantify LLC performance improvements. Results show that SVM can classify which data to bypass, improving LLC performance, achieving an average 6.72% miss rate decrease across SPLASH2 benchmark combinations.

【 授权许可】

Unknown