Power-mode-aware buffer synthesis for low-power clock skew minimization

IEICE Electronics Express

Shih-Hsu Huang¹  Chun-Hua Cheng¹ 

[1] Department of Electronic Engineering, Chung Yuan Christian University

关键词: electronic design automation;    multiple power modes;    clock skew;    clock tree;    low power;   

DOI  :  10.1587/elex.13.20160511

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

References(11)The use of multiple power modes is an effective method for low power. In the clock tree of a multi-power-mode design, power-mode-aware buffers (PMABs) are used for removing the clock skew in different power modes. For each voltage mode of a module, its corresponding delays in the PMABs are designed to align with a global clock latency value. However, the impact of the global clock latency value on the power consumption has not been well studied. In this paper, we demonstrate that different global clock latency values may result in different power consumptions. Based on this observation, we propose a mixed integer linear programming approach to minimize the power consumption by synthesizing the PMABs with the global clock latency value considered. Compared with the previous work, benchmark data show that the proposed approach can reduce 18.31% power consumption of PMABs.

【 授权许可】

Unknown