Fractional-N PLL synthesizer with 15µsec start-up time by on-chip nonvolatile memory

IEICE Electronics Express

Jun Gyu Lee¹  Shoichi Masui¹ 

[1] Research Institute of Electrical Communication, Tohoku University

关键词: phase locked loop;    start-up time;    nonvolatile memory;   

DOI  :  10.1587/elex.9.263

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

References(6)We propose a fractional-N PLL synthesizer with 15µsec start-up time featuring an open-loop VCO capacitor coarse setting and subsequent VCO control voltage setting technique with a nonvolatile memory, which can eliminate the frequency detection and VCO coarse tuning sequence used in conventional start-up acceleration techniques. The on-chip nonvolatile memory fabricated in a standard CMOS technology stores the predetermined calibration data to overcome the process variations in VCO capacitors and varactors. A prototype PLL is designed in a standard 0.18µm CMOS technology with die size of 950µm x 515µm and 10.4% area overhead of the acceleration circuits, and presents the measured start-up time of 14.6µsec.

【 授权许可】

Unknown