Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip

IEICE Electronics Express

Ahmad Khademzadeh¹  Misagh Tavanpour²  Majid Janidarmian² 

[1] Iran Telecom Research Center;CE Department, Islamic Azad University, Science & Research Branch

关键词: Network on Chip;    topology;    mapping;    core graph;    NoC architecture graph;    communication cost;    bandwidth constraints;   

DOI  :  10.1587/elex.6.1

学科分类：电子、光学、磁材料

来源: Denshi Jouhou Tsuushin Gakkai

【 摘 要 】

References(7)Cited-By(15)Due to the ever-increasing complexity of System on Chip (SoC) design, and non-efficiency of electric bus to exchange data between IP cores in Giga scale, the Network on Chip (NoC) is presented with more flexible, scalable and reliable infra-structure. As mapping of IP cores on a given platform is one of three aspects of NoC design, with the focus on tile-based NoC architecture, we have introduced a heuristic method for mapping cores on mesh platform. Onyx1 algorithm is a method with less complexity, and it minimizes hop count between IP cores, leading to improving energy consumption and other performance parameters. We have used this method with two real applications, i.e. VOPD2, and MPEG-4 and compared it with some existing algorithms. The results show that our developed method is more efficient.

【 授权许可】

Unknown