On-the-fly Computation Method in Field-Programmable Gate Array for Analog-to-Digital Converter Linearity Testing

Journal of Engineering and Technological Sciences

Olga Joy Gerasta¹  Darwin C. Mangca²  Anne Lorraine Luna³ 

[1] Analog Devices General Trias, Inc., Gateway Business Park, General Trias, Cavite 4107,;Microelectronics Laboratory, EECE Department, MSU–Iligan Institute of Technology, Andres Bonifacio Avenue, Tibanga, Iligan City 9200,;University of Technology Sydney, 15 Broadway Ultimo NSW 2007,

关键词: ADC;    FPGA;    histogram-based ADC;    linearity testing;    on-the-fly method;   

DOI  :  10.5614/j.eng.technol.sci.2018.50.5.1

学科分类：工程和技术（综合）

来源: Institute for Research and Community Services ITB

【 摘 要 】

This paper presents a new approach to linearity testing of analog-to-digital converters (ADCs) through on-the-fly computation in field-programmable gate array (FPGA) hardware. The proposed method computes the linearity while it is processing without compromising the accuracy of the measurement, so very little overhead time is required to compute the final linearity. The results will be displayed immediately after a single ramp is supplied to the device under test. This is a cost-effective chip testing solution for semiconductor companies, achieved by reducing computing time and utilization of low-cost and low-specification automatic test equipment (ATE). The experimental results showed that the on-the-fly computation method significantly reduced the computation time (up to 44.4%) compared to the conventional process. Thus, for every 100M 12-bit ADC tested with 32 hits per code, the company can save up to 139,972 Php on electricity consumption.

【 授权许可】

CC BY