Stage-dependent minimum bit resolution maps of full-parallel pipelined FFT/IFFT architectures incorporated in real-time optical orthogonal frequency division multiplexing transceivers

The Journal of Engineering

  ^{1    1    2    2    3    3    3} 

[1] Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai 200072, People's Republic of China;School of Electronic Engineering, Bangor University, Bangor LL571UT, UK;School of Electronic Engineering, Bangor University, Bangor LL571UT, UK;Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai 200072, People's Republic of China;

关键词: real-time systems;    optical communication;    OFDM modulation;    optical transceivers;    fast Fourier transforms;    digital signal processing chips;    numerical analysis;    stage dependent minimum bit resolution maps;    full-parallel pipelined FFT/IFFT architectures;    real-time optical orthogonal frequency division multiplexing transceivers;    fast Fourier transform;    OOFDM transceivers;    digital signal processing;    DSP complexity;    numerical explorations;    inverse error vector magnitude;    DSP element;    IEVM;    analogue-to-digital converter/digital-to-analogue converter resolutions;    field programmable gate array;    identified maps;    FPGA logic resource;   

DOI  :  10.1049/joe.2014.0181

来源: publisher

【 摘 要 】

Fast Fourier transform (FFT) and inverse FFT (IFFT) are the fundamental algorithms at the heart of optical orthogonal frequency division multiplexing (OOFDM) transceivers. The high digital signal processing (DSP) complexity has become one of the most significant obstacles to experimentally demonstrating real-time high-capacity OOFDM transceivers. In this study, extensive numerical explorations are undertaken, for the first time, of the impacts of each individual transceiver DSP element on the inverse error vector magnitude (IEVM) performance of the OOFDM transceivers incorporating full-parallel pipelined FFT/IFFT architectures. More importantly, FFT/IFFT stage-dependent minimum bit resolution maps are identified, based on which minimum bit resolutions of individual DSP elements of various FFT/IFFT stages can be easily selected according to chosen analogue-to-digital converter/digital-to-analogue converter resolutions. The validity and high accuracy of the identified maps are experimentally verified in field programmable gate array (FPGA)-based platforms. In addition to great ease of practical OOFDM transceiver designs, the maps also significantly reduce the FPGA logic resource usage without degrading the overall transceiver IEVM performance.

【 授权许可】

CC BY