VHDL Optimized Model of a Multiplier in Finite Fields

Ingenieria y Universidad

Cecilia Esperanza Sandoval-Ruiz¹ 

[1]Universidad de Carabobo UCGrupo de Investigación en Tecnologías Digitales Aplicadas a Telecomunicaciones de la Universidad Nacional Experimental de las Fuerzas Armadas Bolivarianas UNEFA

关键词: VHDL model;    Finite FieldsMultiplier;    circuital optimization;   

DOI  :  10.11144/Javeriana.iyu21-2.vhdl

学科分类：工程和技术（综合）

来源: Pontificia Universidad Javeriana

【 摘 要 】

Introduction : This article presents a finite field multiplier (GF) model, studying the generalized architecture of the LFSR component (linear regression displacement records), in order to generate a concurrent description. Concepts of structural analysis, description of parameterized components, and mathematical treatment of signals have been applied.Method : The design was performed by the tabulation of the terms in the variable time function and the position in the circuit, the components of the modular reduction, thus creating an array of combined operations. This model was described in VHDL, for testing behavior and optimization of hardware.Results : The research established the equations for the implementation of the VHDL model in its generic expression with operator concatenation for the hardware configuration. It is estimated that the hardware resources, a level of logical operators, obtained a 7.89% savings in the energy consumption associated with the signal in the multiplier design by the proposed optimization technique.Conclusions : The model simplified the description of parallel circuits, high performance from a mathematical model approach to hardware description. The proposed method contributes to the field of optimization in the efficient modeling of advanced logic systems, which can be extrapolated to more complex components.

【 授权许可】

CC BY