期刊论文详细信息
ETRI Journal
A New Field Programmable Gate Array: Architecture and Implementation
关键词: VLSI회로설계기법 Rapid Prototyping;   
Others  :  1183957
DOI  :  10.4218/etrij.95.0195.0023
PDF
【 摘 要 】

A new architecture of field program-mablegate array for high-speed datapathapplications is presented. Its implemen-tationis facilitated by a configurableinterconnect technology based on a one-time,two-terminal programmable, verylow-impedance a

【 授权许可】

   

【 预 览 】
附件列表
Files Size Format View
20150520100823180.pdf 84KB PDF download
【 参考文献 】
  • [1]Stephen D. Brown, et al., Field-Programmable Gate Arrays. Boston: Kluwer Academic Publishers, pp. 1-4, 1992.
  • [2]Esmat Hamdy, et al., "Dielectric based antifuse for logic and memory ICs," International Electron Devices Meeting, San Francisco, CA, Dec. 11-14, 1988, pp. 4.8-4.11.
  • [3]Barry K. Britton, et al., "Optimized reconfigurable cell array architecture for high-performance field programmable gate arrays," IEEE 1993Custom IntegratedCircuits Conference,SanDiego, CA,May 9-12, 1993, pp. 7.2.1-7.2.5.
  • [4]Hung-cheng Hsieh, et al., "Third-generation architecture boosts speed and density of fieldprogrammable gate arrays," IEEE 1990 Custom Integrated Circuits Conference, Boston,MA, May 13-16, 1990, pp. 31.2.1-31.2.7.
  • [5]Sau C. Wong, et al., "A 5000-gate CMOS EPLD with multiple logic and interconnect arrays," IEEE 1989 Custom Integrated Circuits Conference, San Diego, CA, May 15-18, 1989, pp. 5.8.1-5.8.4.
  • [6]Abbas El Gamal, et al., "An architecture for electrically configurable gate arrays," IEEE J. of Solid- State Circuits, vol. 24, no. 3, pp. 394-398, 1989.
  • [7]DavidMarple, "AnMPGA-like FPGA," IEEE Design & Test of Computers, pp. 51-60, Dec. 1992.
  • [8]Bob Osann and Abbas El Gamal, "Compare ASIC capacitieswith gate array benchmarks,"Electronic Design, pp. 93-97, Oct. 1988.
  • [9]Dennis McCarty, Donald Faria, and Peter Alfka, "PREP benchmarks for programmable logic devices," IEEE 1993 Custom Integrated Circuits Conference, San Diego, CA, May 9-12, 1993, pp. 7.7.1-7.7.6.
  • [10]S. Yang, "Logic synthesis and optimization benchmarks user guide - version 3.0," Microelectronic Center of North Carolina, Jan. 1991.
  • [11]R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, "An improved synthesis algorithm for multiplexor-based PGAs," ACM/SIGDA First International Workshop on Field-Programmable Gate Arrays, 1992, pp. 97-102.
  文献评价指标  
  下载次数:0次 浏览次数:4次