Design of High-Speed CAVLC Decoder Architecture for H.264/AVC

ETRI Journal

关键词: H264/AVC;    entropy coding;    VLC;    CAVLC;   

Others  :  1185730
DOI  :  10.4218/etrij.08.0207.0208

【 摘 要 】

In this paper, we propose hardware architecture for a high-speed context-adaptive variable length coding (CAVLC) decoder in H.264. In the CAVLC decoder, the codeword length of the current decoding block is used to determine the next input bitstreams (valid bits). Since the computation of valid bits increases the total processing time of CAVLC, we propose two techniques to reduce processing time: one is to reduce the number of decoding steps by introducing a lookup table, and the other is to reduce cycles for calculating the valid bits. The proposed CAVLC decoder can decode 1920×1088 30 fps video in real time at a 30.8 MHz clock.

   

【 参考文献 】

• [1]J.H. Han, M.Y. Lee, Y.H. Bae, and H.J. Cho,"Application Specific Processor Design for H.264 Decoder with a Configurable Embedded Processor,"ETRI Journal, vol. 27, no. 5, Oct. 2005, pp. 491-496.
• [2]S.M. Park, M.Y. Lee, S.C. Kim, K.S. Shin, I.K. Kim, H.J. Cho, H.B. Jung, and D.D. Lee,"VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application,"ETRI Journal, vol. 28, no. 4, Aug. 2006, pp. 525-528.
• [3]S. Srinivas, Intel® Portable Media Player Technology (PMP), Intel Corp., April 2003.
• [4]H.C. Chang, C.C. Lin, and J.I. Guo,"A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC Decoding,"ISCAS, May 2005, pp. 6110-6113.
• [5]G.S. Yu and T.S. Chang,"A Zero-Skipping Multi-symbol CAVLC Decoder for MPEG-4 AVC/H.264,"ISCAS, May 2006, pp. 5583-5586.
• [6]T.H. Tsa, D.L. Fang, Y.N. Pan,"A Hybrid CAVLD Architecture Design with Low Complexity and Low Power Considerations,"IEEE ICME, July 2007, pp. 1910-1913.