Turbo Product Codes Based on Convolutional Codes

ETRI Journal

关键词: puncturing;    interleaving;    convolutional product codes;    Iterative decoding;   

Others  :  1185382
DOI  :  10.4218/etrij.06.0105.0187

【 摘 要 】

In this article, we introduce a new class of product codes based on convolutional codes, called convolutional product codes. The structure of product codes enables parallel decoding, which can significantly increase decoder speed in practice. The use of convolutional codes in a product code setting makes it possible to use the vast knowledge base for convolutional codes as well as their flexibility in fast parallel decoders. Just as in turbo codes, interleaving turns out to be critical for the performance of convolutional product codes. The practical decoding advantages over serially-concatenated convolutional codes are emphasized.

   

【 参考文献 】

• [1]C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," Proc. ICC’93, Geneva, Switzerland, May 1993, pp. 1064-1070.
• [2]S. Benedetto, L. Gaggero, R. Garello, and G. Montorsi, "On the Design of Binary Serially Concatenated Convolutional Codes," Proc. VIII Communication Theory Mini-Conf. (CTMC), Vancouver, BC, Canada, June 1999, pp. 32-36.
• [3]R. G. Gallager, "Low Density Parity Check Codes," IRE Trans. Inform. Theory, vol. IT-8, Jan. 1962, pp. 21-28.
• [4]P. Elias, "Error Free Decoding," IRE Trans. Inform. Theory, vol. IT-4, Sept. 1954, pp. 29-37.
• [5]E. Hewitt, "Turbo Product Codes for LMDS," IEEE Radio and Wireless Conf., Aug. 1998.
• [6]Nam Yul Yu, Young Kim, and Pil Joong Lee, "Iterative Decoding of Product Codes Composed of Extended Hamming Codes," 5th IEEE Symposium on Computers and Communications (ISCC 2000), Antibes, France, 04 ? 06 July 2000, pp. 732?737.
• [7]R. M. Pyndiah, "Near-Optimum Decoding of Product Codes: Block Turbo Codes," IEEE Trans. Commun., vol. 46, no. 8, Aug. 1998, pp. 1003-1010
• [8]T. Shohon, Y. Soutome, and H. Ogiwara, "Simple Computation Method of Soft Value for Iterative Decoding of Product Code Composed of Linear Block Code," IEIC Trans. Fundamentals, vol. E82-A, no. 10, Oct. 1999, pp. 2199?2203.
• [9]Omar Aitsab and Ramesh Pyndiah, "Performance of Reed Solomon Block Turbo Codes," Proc. IEEE LOBECOM’ 96 Conf., London, U.K., vol. 1/3, Nov. 1996, pp. 121-125.
• [10]David Rankin and T. Aaron Gulliver, "Single Parity Check Product Codes," IEEE Trans. Commun., vol. 49, no. 8, Aug. 2001, pp. 1354-1362.
• [11]D. M. Rankin and T. A. Gulliver, "Randomly Interleaved Single Parity Check Product Codes," Proc. IEEE Int Symp. on Inform. Theory, June 2000, pp. 88.
• [12]A. Goalic and R. Pyndiah, "Real Time Turbo Decoding of Product Codes on a Digital Signal Processor," Int. Symposium on Turbo Codes and Related Topics, Brest, Sept. 1997, pp. 624-628.
• [13]S. Lin, D. Costello, Error Control Coding, Prentice Hall, 2004.
• [14]F. Sanzi and S. ten Brink, "Iterative Channel Estimation and Decoding with Product Codes in Multicarrier Systems," IEEE VTS Fall VTC2000 52nd Vehicular Technology Conf., Boston, MA, USA, Sep. 2000, pp. 1388?1344.
• [15]V. Tarokh V, N. Seshadri, and A. R. Calderbank, "Space-Time Codes for High Data Rate Wireless Communication: Performance Criterion and Code Construction," IEEE Trans. Inform. Theory, vol. 44, no. 2, Mar. 1998, pp. 744-765.
• [16]J. Hagenauer, E. Offer, and L. Papke, "Iterative Decoding of Binary Block and Convolutional Codes," IEEE Trans. Inform. Theory, vol. 42, no. 2, Mar. 1996, pp. 429?445.
• [17]S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, "Serially Concatenation of Interleaved Codes: Design and Performance Analysis," IEEE Trans. Inform. Theory, vol. 44, May 1998, pp. 909-926.
• [18]J. Hagenauer, "Rate-Compatible Punctured Convolutional Codes (RCPC Codes) and their Applications," IEEE Trans. Inform. Theory, vol. 44, no. 3, May 1998, pp. 909- 926.
• [19]Branka Vucetic and Jinhong Yuan, Turbo Codes: Principles and Applications, Kluwer Academic Publishers, May 2000.
• [20]A. Tarable, S. Benedetto, and G. Montorsi, "Mapping Interleaving Laws to Parallel Turbo and LDPC Decoder Architectures," IEEE Transactions on Information Theory, vol. 50, no. 9, Sep. 2004, pp. 2002?2009.
• [21]Seokhyun Yoon and Yeheskel Bar-Ness, "A Parallel MAP Algorithm for Low Latency Turbo Decoding," IEEE Communication Letters, vol. 6, no. 7, July 2002, pp. 288?290.
• [22]P. Robertson, "Illuminating the Structure of Parallel Concatenated Recursive (TURBO) Codes," Proc. GLOBECOM’94, San Francisco, CA, Nov. 1994, pp. 1298-1303.